Searched +full:0 +full:x1b4 (Results 1 – 4 of 4) sorted by relevance
| /llvm-project/llvm/test/tools/llvm-readtapi/Inputs/ |
| H A D | mixed-swift-objc.yaml | 3 magic: 0xFEEDFACF
4 cputype: 0x1000007
5 cpusubtype: 0x3
6 filetype: 0x6
9 flags: 0x110085
10 reserved: 0x0
15 vmaddr: 0
17 fileoff: 0
22 flags: 0
26 addr: 0x1B30
[all …]
|
| /llvm-project/llvm/test/tools/llvm-dwarfdump/X86/ |
| H A D | prettyprint_types.s | 60 # tv<bool, true>, tv<bool, false>, tv<short, 0>, tv<unsigned short, 0>,
61 # tv<int, 0>, tv<long, 0L>, tv<long long, 0LL>, tv<unsigned, 0U>,
62 # tv<unsigned long, 0UL>, tv<unsigned long long, 0ULL>
143 # CHECK: DW_AT_type{{.*}}"tv<e1, (e1)0>")
145 # CHECK: DW_AT_type{{.*}}"tv<e2, (e2)0>")
156 # CHECK: DW_AT_type{{.*}}"tv<short, (short)0>"
157 # CHECK: DW_AT_type{{.*}}"tv<unsigned short, (unsigned short)0>"
158 # CHECK: DW_AT_type{{.*}}"tv<int, 0>"
159 # CHECK: DW_AT_type{{.*}}"tv<long, 0L>"
160 # CHECK: DW_AT_type{{.*}}"tv<long long, 0LL>"
[all …]
|
| /llvm-project/lldb/test/API/lang/rust/enum-structs/ |
| H A D | main.yaml | 12 AddressAlign: 0x4
16 AddressAlign: 0x10
21 AddressAlign: 0x10
26 AddressAlign: 0x10
31 AddressAlign: 0x10
36 AddressAlign: 0x10
41 AddressAlign: 0x4
46 AddressAlign: 0x10
51 AddressAlign: 0x10
56 AddressAlign: 0x10
[all …]
|
| /llvm-project/llvm/test/CodeGen/AMDGPU/ |
| H A D | spill-scavenge-offset.ll | 2 ; RUN: llc -mtriple=amdgcn -mcpu=verde -enable-misched=0 -post-RA-scheduler=0 -amdgpu-spill-sgpr-to-vgpr=0 < %s | FileCheck -check-prefixes=CHECK,GFX6 %s
3 ; RUN: llc -sgpr-regalloc=basic -vgpr-regalloc=basic -mtriple=amdgcn -mcpu=tonga -enable-misched=0 -post-RA-scheduler=0 -amdgpu-spill-sgpr-to-vgpr=0 < %s | FileCheck --check-prefix=CHECK %s
4 ; RUN: llc -mtriple=amdgcn -mattr=-xnack,+enable-flat-scratch -mcpu=gfx900 -enable-misched=0 -post-RA-scheduler=0 -amdgpu-spill-sgpr-to-vgpr=0 < %s | FileCheck -check-prefixes=CHECK,GFX9-FLATSCR,FLATSCR %s
5 ; RUN: llc -mtriple=amdgcn -mcpu=gfx1030 -enable-misched=0
[all...] |