Searched +full:0 +full:x1a4 (Results 1 – 5 of 5) sorted by relevance
/llvm-project/lld/test/ELF/linkerscript/ |
H A D | ppc32-got2.s | 12 # RELOC-NEXT: 0x1A4 R_PPC_JMP_SLOT f 0x0 18 ## .got2+0x8000-0xb0 = .rodata+4+0x8000-0xb0 = 0x198+4+0x8000-0xb0 = 65536*1-32532 20 # CHECK-NEXT: bcl 20, 31, 0x 26 ## &.got[2] - (.got2+0x8000) = &.got[2] - (.rodata+4+0x8000) = 0x1A4 - (0x198+4+0x8000) = -32760 46 addis 30, 30, .got2+0x8000-.L@ha 47 addi 30, 30, .got2+0x8000-.L@l 48 bl f+0x8000@plt 54 bl f+0x8000@plt
|
/llvm-project/lld/test/ELF/ |
H A D | hexagon-tls-ie.s | 18 # RELOC: 0x0 R_HEX_IE_32_6_X a 0x0 19 # RELOC-NEXT: 0x4 R_HEX_IE_16_X a 0x0 20 # CHECK: { immext(#0x30180) 21 # CHECK-NEXT: r2 = memw(##0x301a4) } 24 # RELOC-NEXT: 0x8 R_HEX_IE_LO16 a 0x0 25 # CHECK: { r2.l = #0x1a4 } 27 # RELOC-NEXT: 0xC R_HEX_IE_HI16 a 0x0 28 # CHECK: { r2.h = #0x3 } 33 # GOT-NEXT: 0x000301a4 f0ffffff f4ffffff f8ffffff fcffffff 39 # RELOC: 0x30 R_HEX_IE_GOT_32_6_X a 0x0 [all …]
|
/llvm-project/libcxxabi/test/vendor/ibm/ |
H A D | aix_xlclang_passing_excp_obj_32.pass.sh.S | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 44 # return 0; 49 .set r0,0; .set SP,1; .set RTOC,2; .set r3,3; .set r4,4 56 .set fp0,0; .set fp1,1; .set fp2,2; .set fp3,3; .set fp4,4 63 .set v0,0; .set v1,1; .set v2,2; .set v3,3; .set v4,4 70 .set x0,0; .set x1,1; .set x2,2; .set x3,3; .set x4,4 83 .set q0,0; .set q1,1; .set q2,2; .set q3,3; .set q4,4 90 .set MQ,0; .set XER,1; .set DSCR,3; .set FROM_RTCU,4; .set FROM_RTCL,5 94 .set BO_dCTR_NZERO_AND_NOT,0; .set BO_dCTR_NZERO_AND_NOT_1,1 105 .set CR0_LT,0; [all...] |
/llvm-project/llvm/test/tools/llvm-readtapi/Inputs/ |
H A D | mixed-swift-objc.yaml | 3 magic: 0xFEEDFACF 4 cputype: 0x1000007 5 cpusubtype: 0x3 6 filetype: 0x6 9 flags: 0x110085 10 reserved: 0x0 15 vmaddr: 0 17 fileoff: 0 22 flags: 0 26 addr: 0x1B30 [all …]
|
/llvm-project/llvm/test/CodeGen/AMDGPU/ |
H A D | spill-scavenge-offset.ll | 2 ; RUN: llc -mtriple=amdgcn -mcpu=verde -enable-misched=0 -post-RA-scheduler=0 -amdgpu-spill-sgpr-to-vgpr=0 < %s | FileCheck -check-prefixes=CHECK,GFX6 %s 3 ; RUN: llc -sgpr-regalloc=basic -vgpr-regalloc=basic -mtriple=amdgcn -mcpu=tonga -enable-misched=0 -post-RA-scheduler=0 -amdgpu-spill-sgpr-to-vgpr=0 < %s | FileCheck --check-prefix=CHECK %s 4 ; RUN: llc -mtriple=amdgcn -mattr=-xnack,+enable-flat-scratch -mcpu=gfx900 -enable-misched=0 -post-RA-scheduler=0 -amdgpu-spill-sgpr-to-vgpr=0 < %s | FileCheck -check-prefixes=CHECK,GFX9-FLATSCR,FLATSCR %s 5 ; RUN: llc -mtriple=amdgcn -mcpu=gfx1030 -enable-misched=0 [all...] |