Home
last modified time | relevance | path

Searched defs:pll_settings (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
H A Dclock_source.h108 struct pll_settings { struct
109 uint32_t actual_pix_clk_100hz;
110 uint32_t adjusted_pix_clk_100hz;
111 uint32_t calculated_pix_clk_100hz;
112 uint32_t vco_freq;
113 uint32_t reference_freq;
114 uint32_t reference_divider;
115 uint32_t feedback_divider;
116 uint32_t fract_feedback_divider;
117 uint32_t pix_clk_post_divider;
[all …]
H A Dcore_types.h287 struct pll_settings pll_settings; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
H A Damdgpu_dce_clock_source.c201 struct pll_settings *pll_settings, in calc_fb_divider_checking_tolerance()
257 struct pll_settings *pll_settings, in calc_pll_dividers_in_range()
299 struct pll_settings *pll_settings) in calculate_pixel_clock_pll_dividers()
403 struct pll_settings *pll_settings) in pll_adjust_pix_clk()
481 struct pll_settings *pll_settings, in dce110_get_pix_clk_dividers_helper()
543 struct pll_settings *pll_settings, in dce112_get_pix_clk_dividers_helper()
573 struct pll_settings *pll_settings) in dce110_get_pix_clk_dividers()
606 struct pll_settings *pll_settings) in dce112_get_pix_clk_dividers()
652 const struct pll_settings *pll_settings, in calculate_ss()
718 enum signal_type signal, struct pll_settings *pll_settings) in enable_spread_spectrum()
[all …]