Home
last modified time | relevance | path

Searched defs:mclk (Results 1 – 25 of 61) sorted by relevance

123

/netbsd-src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1028a-kontron-sl28-var3-ads2.dts122 mclk: clock-mclk@f130080 { label
/netbsd-src/sys/arch/arm/at91/
H A Dat91pmc.c55 uint64_t mclk, pllaclk, pllbclk, pclk, mstclk; in at91pmc_get_clocks() local
/netbsd-src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
H A Dimx6q-bx50v3.dtsi46 mclk: clock-mclk { label
H A Dimx28-tx28.dts144 mclk: clock-mclk { label
H A Dimx53-tx53.dtsi73 mclk: clock-mclk { label
H A Darm-realview-pb1176.dts80 mclk: mclk@24M { label
H A Darm-realview-eb.dtsi70 mclk: mclk@24M { label
H A Darm-realview-pbx.dtsi85 mclk: mclk@24M { label
H A Darm-realview-pb11mp.dts186 mclk: mclk@24M { label
H A Dimx6qdl-tx6.dtsi73 mclk: clock@0 { label
H A Dimx6ul-tx6ul.dtsi79 mclk: mclk { label
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_clocks.c78 uint32_t fb_div, ref_div, post_div, mclk; in radeon_legacy_get_memory_clock() local
H A Dradeon_ci_dpm.c806 u32 sclk, mclk; in ci_apply_state_adjust_rules() local
2313 static int ci_populate_mvdd_value(struct radeon_device *rdev, u32 mclk, in ci_populate_mvdd_value()
2404 u32 mclk, in ci_populate_phase_value_based_on_mclk()
2530 u32 mclk, in ci_populate_memory_timing_parameters()
2796 SMU7_Discrete_MemoryLevel *mclk, in ci_calculate_mclk_params()
3869 u32 mclk = state->performance_levels[state->performance_level_count-1].mclk; in ci_find_dpm_states_clocks_in_dpm_table() local
3909 u32 mclk = state->performance_levels[state->performance_level_count-1].mclk; in ci_populate_and_upload_sclk_mclk_dpm_levels() local
5626 u32 sclk, mclk; in ci_parse_power_table() local
5955 u32 mclk = ci_get_average_mclk_freq(rdev); in ci_dpm_debugfs_print_current_performance_level() local
5991 u32 mclk = ci_get_average_mclk_freq(rdev); in ci_dpm_get_current_mclk() local
H A Dradeon_rv740_dpm.c193 RV7XX_SMC_MCLK_VALUE *mclk) in rv740_populate_mclk_value()
H A Drv6xx_dpm.h83 u32 mclk; member
H A Dradeon_rv730_dpm.c125 LPRV7XX_SMC_MCLK_VALUE mclk) in rv730_populate_mclk_value()
H A Dradeon_cypress_dpm.c429 u8 cypress_get_strobe_mode_settings(struct radeon_device *rdev, u32 mclk) in cypress_get_strobe_mode_settings()
481 RV7XX_SMC_MCLK_VALUE *mclk, in cypress_populate_mclk_value()
658 u32 mclk, in cypress_populate_mvdd_value()
H A Dradeon_rv770_dpm.c392 RV7XX_SMC_MCLK_VALUE *mclk) in rv770_populate_mclk_value()
596 int rv770_populate_mvdd_value(struct radeon_device *rdev, u32 mclk, in rv770_populate_mvdd_value()
2185 u32 sclk, mclk; in rv7xx_parse_pplib_clock_info() local
H A Dradeon_si_dpm.c2979 u32 mclk, sclk; in si_apply_state_adjust_rules() local
3863 static u8 si_get_strobe_mode_settings(struct radeon_device *rdev, u32 mclk) in si_get_strobe_mode_settings()
4134 static int si_populate_mvdd_value(struct radeon_device *rdev, u32 mclk, in si_populate_mvdd_value()
4214 u16 voltage, u32 sclk, u32 mclk, in si_populate_phase_shedding_value()
4879 SISLANDS_SMC_MCLK_VALUE *mclk, in si_populate_mclk_value()
6888 u32 sclk, mclk; in si_parse_power_table() local
H A Dradeon_btc_dpm.c1249 u32 *sclk, u32 *mclk) in btc_skip_blacklist_clocks()
2106 u32 mclk, sclk; in btc_apply_state_adjust_rules() local
/netbsd-src/sys/arch/mips/ingenic/
H A Dapbus.c129 uint32_t reg, mpll, m, n, p, mclk, pclk, pdiv, cclk, cdiv; in apbus_attach() local
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/fb/
H A Dnouveau_nvkm_subdev_fb_ramgt215.c461 gt215_ram_lock_pll(struct gt215_ramfuc *fuc, struct gt215_clk_info *mclk) in gt215_ram_lock_pll()
505 struct gt215_clk_info mclk; in gt215_ram_calc() local
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_atombios.h98 u32 mclk[MAX_AC_TIMING_ENTRIES]; member
H A Damdgpu_dpm.h109 u32 mclk; member
115 u32 mclk; member
155 u32 mclk; member
H A Damdgpu_si_dpm.c3439 u32 mclk, sclk; in si_apply_state_adjust_rules() local
4330 static u8 si_get_strobe_mode_settings(struct amdgpu_device *adev, u32 mclk) in si_get_strobe_mode_settings()
4598 static int si_populate_mvdd_value(struct amdgpu_device *adev, u32 mclk, in si_populate_mvdd_value()
4678 u16 voltage, u32 sclk, u32 mclk, in si_populate_phase_shedding_value()
5343 SISLANDS_SMC_MCLK_VALUE *mclk, in si_populate_mclk_value()
7295 u32 sclk, mclk; in si_parse_power_table() local
7997 uint32_t sclk, mclk; in si_dpm_read_sensor() local

123