Home
last modified time | relevance | path

Searched defs:feature_mask (Results 1 – 14 of 14) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
H A Damdgpu_vega12_smumgr.c126 bool enable, uint64_t feature_mask) in vega12_enable_smc_features()
H A Damdgpu_vega10_smumgr.c112 bool enable, uint32_t feature_mask) in vega10_enable_smc_features()
H A Damdgpu_vega20_smumgr.c313 bool enable, uint64_t feature_mask) in vega20_enable_smc_features()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
H A Damdgpu_arcturus_ppt.c360 uint32_t *feature_mask, uint32_t num) in arcturus_get_allowed_feature_mask()
742 uint32_t feature_mask) in arcturus_upload_dpm_level()
1960 uint32_t feature_mask[2]; in arcturus_is_dpm_running() local
H A Damdgpu_smu_v12_0.c331 uint32_t *feature_mask, uint32_t num) in smu_v12_0_get_enabled_mask()
H A Damdgpu_vega20_ppt.c603 uint32_t *feature_mask, uint32_t num) in vega20_get_allowed_feature_mask()
1194 uint32_t feature_mask) in vega20_upload_dpm_level()
2849 uint32_t feature_mask[2]; in vega20_is_dpm_running() local
H A Damdgpu_smu_v11_0.c838 uint32_t feature_mask[2]; in smu_v11_0_set_allowed_mask() local
862 uint32_t *feature_mask, uint32_t num) in smu_v11_0_get_enabled_mask()
900 uint32_t feature_mask[2]; in smu_v11_0_system_features_control() local
H A Damdgpu_smu.c77 uint32_t feature_mask[2] = { 0 }; in smu_sys_get_pp_feature_mask() local
116 uint64_t feature_mask, in smu_feature_update_enable_state()
164 uint32_t feature_mask[2] = { 0 }; in smu_sys_set_pp_feature_mask() local
H A Damdgpu_navi10_ppt.c336 uint32_t *feature_mask, uint32_t num) in navi10_get_allowed_feature_mask()
1197 uint32_t feature_mask[2]; in navi10_is_dpm_running() local
H A Dsmu_internal.h161 #define smu_get_allowed_feature_mask(smu, feature_mask, num) \ argument
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
H A Damdgpu_vega20_hwmgr.c1803 static int vega20_upload_dpm_min_level(struct pp_hwmgr *hwmgr, uint32_t feature_mask) in vega20_upload_dpm_min_level()
1896 static int vega20_upload_dpm_max_level(struct pp_hwmgr *hwmgr, uint32_t feature_mask) in vega20_upload_dpm_max_level()
H A Damdgpu_vega10_hwmgr.c2843 uint32_t i, feature_mask = 0; in vega10_stop_dpm() local
2882 uint32_t i, feature_mask = 0; in vega10_start_dpm() local
5343 uint32_t feature_mask = 0; in vega10_disable_power_features_for_compute_performance() local
/netbsd-src/sys/external/bsd/ena-com/
H A Dena_com.c892 u32 feature_mask = 1 << feature_id; in ena_com_check_supported_feature_id() local
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
H A Dhwmgr.h791 uint32_t feature_mask; member