Home
last modified time | relevance | path

Searched defs:_parents (Results 1 – 9 of 9) sorted by relevance

/netbsd-src/sys/arch/arm/rockchip/
H A Drk_cru.h111 #define RK_PLL_FLAGS(_id, _name, _parents, _con_base, _mode_reg, _mode_mask, _lock_mask, _rates, _f… argument
131 #define RK_PLL(_id, _name, _parents, _con_base, _mode_reg, _mode_mask, _lock_mask, _rates) \ argument
134 #define RK3288_PLL(_id, _name, _parents, _con_base, _mode_reg, _mode_mask, _lock_mask, _rates) \ argument
137 #define RK3588_PLL(_id, _name, _parents, _con_base, _mode_reg, _mode_mask, _lock_mask, _rates) \ argument
190 #define RK_ARM(_id, _name, _parents, _reg, _mux_mask, _mux_main, _mux_alt, _div_mask, _rates) \ argument
212 #define _RK_CPU_COMMON_INITIALIZER(_id, _name, _parents, \ argument
231 #define RK_CPU(_id, _name, _parents, _mux_reg, _mux_mask, _mux_main, _mux_alt, \ argument
240 #define RK_CPU_CORE2(_id, _name, _parents, \ argument
254 #define RK_CPU_CORE4(_id, _name, _parents, \ argument
299 #define _RK_COMPOSITE_INIT(_id, _name, _parents, _muxdiv_reg, _mux_mask, _div_mask, _gate_reg, _gat… argument
[all …]
H A Drk3399_pmucru.c267 #define RK3399_PLL(_id, _name, _parents, _con_base, _mode_reg, _mode_mask, _lock_mask, _rates) \ argument
H A Drk3399_cru.c340 #define RK3399_PLL(_id, _name, _parents, _con_base, _mode_reg, _mode_mask, _lock_mask, _rates) \ argument
/netbsd-src/sys/arch/arm/nxp/
H A Dimx_ccm.h124 #define IMX_COMPOSITE(_id, _name, _parents, _reg, _flags) \ argument
127 #define IMX_COMPOSITE_INDEX(_id, _regidx, _name, _parents, _reg, _flags) \ argument
235 #define IMX_MUX(_id, _name, _parents, _reg, _sel) \ argument
238 #define IMX_MUX_INDEX(_id, _regidx, _name, _parents, _reg, _sel) \ argument
H A Dimx7d_ccm.c101 #define ANATOP_MUX(_id, _name, _parents, _reg, _mask) \ argument
H A Dimx6_ccmvar.h255 #define CLK_MUX(_name, _parents, _base, _reg, _mask) { \ argument
270 #define CLK_MUX_BUSY(_name, _parents, _reg, _mask, _busy_reg, _busy_mask) { \ argument
/netbsd-src/sys/arch/arm/sunxi/
H A Dsunxi_ccu.h182 #define SUNXI_CCU_NM(_id, _name, _parents, _reg, _n, _m, _sel, \ argument
228 #define SUNXI_CCU_DIV(_id, _name, _parents, _reg, _div, \ argument
233 #define SUNXI_CCU_DIV_GATE(_id, _name, _parents, _reg, _div, \ argument
288 #define SUNXI_CCU_PREDIV(_id, _name, _parents, _reg, _prediv, \ argument
293 SUNXI_CCU_PREDIV_FIXED(_id,_name,_parents,_reg,_prediv,_prediv_sel,_prediv_fixed,_div,_sel,_flags) global() argument
431 SUNXI_CCU_MUX(_id,_name,_parents,_reg,_sel,_flags) global() argument
[all...]
/netbsd-src/sys/arch/arm/amlogic/
H A Dmeson_clk.h199 #define MESON_CLK_MUX_RATE(_id, _name, _parents, _reg, _sel, \ argument
215 #define MESON_CLK_MUX(_id, _name, _parents, _reg, _sel, _flags) \ argument
/netbsd-src/sys/arch/riscv/starfive/
H A Djh7100_clkc.h