Home
last modified time | relevance | path

Searched defs:VecSize (Results 1 – 25 of 25) sorted by relevance

/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXReplaceImageHandles.cpp1761 unsigned VecSize = processInstr() local
H A DNVPTXISelDAGToDAG.cpp2055 unsigned VecSize; tryLoadParam() local
H A DNVPTXAsmPrinter.cpp179 unsigned VecSize = lowerImageHandleOperand() local
/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonVExtract.cpp161 unsigned VecSize = HRI.getRegSizeInBits(VecRC) / 8; in runOnMachineFunction() local
/llvm-project/clang/lib/CodeGen/Targets/
H A DHexagon.cpp148 uint64_t VecSize = T.hasFeature("hvx-length64b") ? 64*8 : 128*8; in classifyReturnType() local
H A DARM.cpp725 unsigned VecSize = getContext().getTypeSize(VT); isHomogeneousAggregateBaseType() local
H A DAArch64.cpp531 unsigned VecSize = getContext().getTypeSize(VT); isHomogeneousAggregateBaseType() local
H A DX86.cpp67 unsigned VecSize = Context.getTypeSize(VT); isX86VectorTypeForVectorCall() local
/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86ShuffleDecode.cpp479 unsigned VecSize = NumElts * ScalarBits; DecodeVPERMILPMask() local
501 unsigned VecSize = NumElts * ScalarBits; DecodeVPERMIL2PMask() local
/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMBaseInfo.h437 VecSize = 3 << VecSizeShift, enumerator
/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp1398 getIndirectGPRIDXPseudo(unsigned VecSize,bool IsIndirectSrc) const getIndirectGPRIDXPseudo() argument
1457 getIndirectVGPRWriteMovRelPseudoOpc(unsigned VecSize) getIndirectVGPRWriteMovRelPseudoOpc() argument
1486 getIndirectSGPRWriteMovRelPseudo32(unsigned VecSize) getIndirectSGPRWriteMovRelPseudo32() argument
1515 getIndirectSGPRWriteMovRelPseudo64(unsigned VecSize) getIndirectSGPRWriteMovRelPseudo64() argument
1531 getIndirectRegWriteMovRelPseudo(unsigned VecSize,unsigned EltSize,bool IsSGPR) const getIndirectRegWriteMovRelPseudo() argument
[all...]
H A DSIISelLowering.cpp7204 unsigned VecSize = VecVT.getSizeInBits(); lowerINSERT_VECTOR_ELT() local
7284 unsigned VecSize = VecVT.getSizeInBits(); lowerEXTRACT_VECTOR_ELT() local
13324 unsigned VecSize = EltSize * NumElem; shouldExpandVectorDynExt() local
13377 unsigned VecSize = VecVT.getSizeInBits(); performExtractVectorEltCombine() local
[all...]
H A DAMDGPUISelDAGToDAG.cpp3028 unsigned VecSize = Src.getValueSizeInBits(); SelectVOP3PMods() local
[all...]
H A DAMDGPURegisterBankInfo.cpp4291 unsigned VecSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local
H A DAMDGPUInstructionSelector.cpp3132 unsigned VecSize = VecTy.getSizeInBits(); selectG_INSERT_VECTOR_ELT() local
H A DAMDGPULegalizerInfo.cpp1800 const unsigned VecSize = VecTy.getSizeInBits(); AMDGPULegalizerInfo() local
/llvm-project/clang/lib/Sema/
H A DSemaType.cpp2321 std::optional<llvm::APSInt> VecSize = BuildVectorType() local
8194 unsigned VecSize = static_cast<unsigned>(SveVectorSizeInBits.getZExtValue()); HandleArmSveVectorBitsTypeAttr() local
8285 unsigned VecSize = static_cast<unsigned>(RVVVectorSizeInBits.getZExtValue()); HandleRISCVRVVVectorBitsTypeAttr() local
[all...]
H A DSemaExpr.cpp11327 const llvm::ElementCount VecSize = checkSizelessVectorShift() local
11342 const llvm::ElementCount VecSize = checkSizelessVectorShift() local
12526 const llvm::ElementCount VecSize = Context.getBuiltinVectorTypeInfo(VTy).EC; GetSignedSizelessVectorType() local
/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineVectorOps.cpp1192 int VecSize = isShuffleEquivalentToSelect() local
/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64TargetTransformInfo.cpp1911 size_t VecSize = Vec.size(); SimplifyValuePattern() local
H A DAArch64ISelLowering.cpp16395 unsigned VecSize = 128; getNumInterleavedAccesses() local
16441 unsigned VecSize = DL.getTypeSizeInBits(VecTy); isLegalInterleavedAccessType() local
[all...]
/llvm-project/llvm/lib/IR/
H A DConstants.cpp1334 unsigned VecSize = V.size(); getTypeForElements() local
/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp6998 const unsigned VecSize = 16; CC_AIX() local
[all...]
/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp31232 unsigned VecSize = VT.getSizeInBits(); LowerHorizontalByteSum() local
51722 unsigned VecSize = ExtOp0.getValueSizeInBits(); combineStore() local
56045 unsigned VecSize = VT.getSizeInBits(); combineConcatVectorOps() local
[all...]
/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp21640 unsigned VecSize = DL.getTypeSizeInBits(VecTy); isLegalInterleavedAccessType() local