| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineVectorOps.cpp | 496 Value *VecOp = IEI->getOperand(0); in collectSingleShuffleElements() local
646 Value *VecOp = IEI->getOperand(0); in collectShuffleElements() local
1343 Value *VecOp = IE.getOperand(0); in visitInsertElementInst() local
|
| H A D | InstCombineCasts.cpp | 712 Value *VecOp = InsElt->getOperand(0); in shrinkInsertElt() local
912 Value *VecOp; in visitTrunc() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 879 SDValue VecOp = N->getOperand(1); in ScalarizeVecOp_VECREDUCE_SEQ() local
2293 SDValue VecOp = N->getOperand(OpNo); in SplitVecOp_VECREDUCE() local
2313 SDValue VecOp = N->getOperand(1); in SplitVecOp_VECREDUCE_SEQ() local
3230 SDValue VecOp = DAG.getUNDEF(NextVT); in CollectOpsToWiden() local
5089 SDValue VecOp = N->getOperand(1); in WidenVecOp_VECREDUCE_SEQ() local
5222 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT,LdOps[Start]); in BuildVectorFromScalar() local
5279 SDValue VecOp = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewVecVT, LdOp); in GenWidenVectorLoads() local
5498 SDValue VecOp = DAG.getNode(ISD::BITCAST, dl, NewVecVT, ValOp); in GenWidenVectorStores() local
|
| H A D | TargetLowering.cpp | 8558 SDValue VecOp = Node->getOperand(1); in expandVecReduceSeq() local
|
| H A D | DAGCombiner.cpp | 18508 SDValue VecOp = N->getOperand(0); in visitEXTRACT_VECTOR_ELT() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlan.h | 1225 VPValue *VecOp, VPValue *CondOp, in VPReductionRecipe()
|
| H A D | LoopVectorize.cpp | 4980 if (auto *VecOp = dyn_cast<Instruction>(V)) in widenInstruction() local
9332 VPValue *VecOp = Plan->getVPValue(R->getOperand(VecOpId)); in adjustRecipesForInLoopReductions() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/ |
| H A D | LoopUtils.cpp | 1085 auto *VecOp = dyn_cast<Instruction>(I); in propagateIRFlags() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 2756 virtual bool shouldScalarizeBinop(SDValue VecOp) const { in shouldScalarizeBinop()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 3188 SDValue VecOp = DAG.getNode(ISD::BITCAST, SL, MVT::v2i32, LHS); in performSrlCombine() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 7026 SDValue VecOp = SkipRCCopy(N->getOperand(0)); in reduceVSXSwap() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 10580 SDValue VecOp = ScalarOp.getOperand(0); in getReductionSDNode() local
17733 SDValue VecOp = ScalarOp.getOperand(1); in LowerVECREDUCE_SEQ_FADD() local
17794 SDValue VecOp = ScalarOp.getOperand(0); in LowerReductionToSVE() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 19791 SDValue VecOp = Extract.getOperand(0); in vectorizeExtractedCast() local
|