/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | Analysis.h | 84 Type *Ty, SmallVectorImpl<EVT> &ValueVTs, in ComputeValueVTs() argument
|
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | FunctionLoweringInfo.cpp | 291 SmallVector<EVT, 4> ValueVTs; set() local 383 SmallVector<EVT, 4> ValueVTs; CreateRegs() local 443 SmallVector<EVT, 1> ValueVTs; ComputePHILiveOutRegInfo() local 570 SmallVector<EVT, 4> ValueVTs; getValueFromVirtualReg() local [all...] |
H A D | SelectionDAGBuilder.cpp | 1870 SmallVector<EVT, 4> ValueVTs; getValueImpl() local 2203 SmallVector<EVT, 4> ValueVTs, MemVTs; visitRet() local 2230 SmallVector<EVT, 4> ValueVTs; visitRet() local 3477 SmallVector<EVT, 2> ValueVTs; visitLandingPad() local 3689 SmallVector<EVT, 4> ValueVTs; visitSelect() local 4534 SmallVector<EVT, 4> ValueVTs, MemVTs; visitLoad() local 4627 SmallVector<EVT, 4> ValueVTs; visitStoreToSwiftError() local 4664 SmallVector<EVT, 4> ValueVTs; visitLoadFromSwiftError() local 4701 SmallVector<EVT, 4> ValueVTs, MemVTs; visitStore() local 5276 SmallVector<EVT, 4> ValueVTs; visitTargetIntrinsic() local 6887 SmallVector<EVT, 2> ValueVTs; visitIntrinsicCall() local 8489 SmallVector<EVT, 4> ValueVTs; visitVectorPredicationIntrinsic() local 10266 SmallVector<EVT, 1> ValueVTs; emitInlineAsmError() local 10600 SmallVector<EVT, 3> ValueVTs; visitPatchpoint() local 10863 SmallVector<EVT, 4> ValueVTs; LowerCallTo() local 11388 SmallVector<EVT, 1> ValueVTs; LowerArguments() local 11414 SmallVector<EVT, 4> ValueVTs; LowerArguments() local 11582 SmallVector<EVT, 1> ValueVTs; LowerArguments() local 11611 SmallVector<EVT, 4> ValueVTs; LowerArguments() local 11823 SmallVector<EVT, 4> ValueVTs; HandlePHINodesInSuccessorBlocks() local 12429 SmallVector<EVT, 4> ValueVTs; visitFreeze() local [all...] |
H A D | SelectionDAGBuilder.h | 728 SmallVector<EVT, 4> ValueVTs; global() member
|
H A D | LegalizeVectorOps.cpp | 1954 EVT ValueVTs[] = {TmpEltVT, MVT::Other}; UnrollStrictFPOp() local
|
H A D | LegalizeIntegerTypes.cpp | 1738 EVT ValueVTs[] = {LHS.getValueType(), N->getValueType(1)}; PromoteIntRes_UADDSUBO_CARRY() local
|
H A D | LegalizeVectorTypes.cpp | 300 EVT ValueVTs[] = {VT, MVT::Other}; ScalarizeVecRes_StrictFPOp() local
|
/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyMachineFunctionInfo.cpp | 45 computeLegalValueVTs(const WebAssemblyTargetLowering & TLI,LLVMContext & Ctx,const DataLayout & DL,Type * Ty,SmallVectorImpl<MVT> & ValueVTs) computeLegalValueVTs() argument 58 computeLegalValueVTs(const Function & F,const TargetMachine & TM,Type * Ty,SmallVectorImpl<MVT> & ValueVTs) computeLegalValueVTs() argument
|
H A D | WebAssemblyFrameLowering.cpp | 70 SmallVector<EVT, 4> ValueVTs; getLocalForStackObject() local
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | Analysis.cpp | 80 Type *Ty, SmallVectorImpl<EVT> &ValueVTs, in ComputeValueVTs() argument 126 Type *Ty, SmallVectorImpl<EVT> &ValueVTs, in ComputeValueVTs() argument
|
H A D | TargetLoweringBase.cpp | 1831 SmallVector<EVT, 4> ValueVTs; GetReturnInfo() local
|
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUTargetTransformInfo.cpp | 1216 SmallVector<EVT, 4> ValueVTs; adjustInliningThresholdUsingCallee() local
|
H A D | AMDGPUISelLowering.cpp | 1187 SmallVector<EVT, 16> ValueVTs; analyzeFormalArgumentsCompute() local
|
/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 169 ComputePTXValueVTs(const TargetLowering & TLI,const DataLayout & DL,Type * Ty,SmallVectorImpl<EVT> & ValueVTs,SmallVectorImpl<uint64_t> * Offsets=nullptr,uint64_t StartingOffset=0) ComputePTXValueVTs() argument 291 CanMergeParamLoadStoresStartingAt(unsigned Idx,uint32_t AccessSize,const SmallVectorImpl<EVT> & ValueVTs,const SmallVectorImpl<uint64_t> & Offsets,Align ParamAlignment) CanMergeParamLoadStoresStartingAt() argument 353 VectorizePTXValueVTs(const SmallVectorImpl<EVT> & ValueVTs,const SmallVectorImpl<uint64_t> & Offsets,Align ParamAlignment,bool IsVAArg=false) VectorizePTXValueVTs() argument [all...] |
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | CallLowering.cpp | 1052 SmallVector<EVT, 1> ValueVTs; insertSRetIncomingArgument() local
|
/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 22055 SmallVector<EVT, 4> ValueVTs; constructArgInfos() local
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 26525 SmallVector<EVT> ValueVTs; functionArgumentNeedsConsecutiveRegisters() local [all...] |