Searched defs:ValReg (Results 1 – 13 of 13) sorted by relevance
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | MIPatternMatch.h | 143 std::optional<ValueAndVReg> &ValReg; member 151 inline GCstAndRegMatch m_GCst(std::optional<ValueAndVReg> &ValReg) { in m_GCst()
|
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
H A D | X86SelectionDAGInfo.cpp | 79 unsigned ValReg; in EmitTargetCodeForMemset() local
|
H A D | X86FastISel.cpp | 479 bool X86FastISel::X86FastEmitStore(EVT VT, unsigned ValReg, X86AddressMode &AM, in X86FastEmitStore() 689 Register ValReg = getRegForValue(Val); in X86FastEmitStore() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/ |
H A D | LoongArchExpandAtomicPseudoInsts.cpp | 351 MachineBasicBlock *MBB, Register ValReg, in insertSext()
|
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
H A D | ARMAsmPrinter.cpp | 1947 Register ValReg = MI->getOperand(1).getReg(); in emitInstruction() local 2013 Register ValReg = MI->getOperand(1).getReg(); in emitInstruction() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/SPIRV/ |
H A D | SPIRVPreLegalizer.cpp | 303 createNewIdReg(Register ValReg, unsigned Opcode, MachineRegisterInfo &MRI, in createNewIdReg()
|
/openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
H A D | RISCVExpandAtomicPseudoInsts.cpp | 380 MachineBasicBlock *MBB, Register ValReg, in insertSext()
|
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64LegalizerInfo.cpp | 1187 Register ValReg = MI.getOperand(0).getReg(); in legalizeLoadStore() local
|
H A D | AArch64InstructionSelector.cpp | 2848 Register ValReg = LdSt.getReg(0); in select() local 2872 const Register ValReg = LdSt.getReg(0); in select() local 5839 Register ValReg = I.getOperand(2).getReg(); in selectIntrinsic() local 5866 Register ValReg = I.getOperand(2).getReg(); in selectIntrinsic() local
|
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
H A D | CallLowering.cpp | 1135 Register CallLowering::ValueHandler::extendRegister(Register ValReg, in extendRegister()
|
H A D | LegalizerHelper.cpp | 4045 Register ValReg = LdStMI.getReg(0); in reduceLoadStoreWidth() local 7273 Register ValReg = MI.getOperand(ValRegIndex).getReg(); in lowerReadWriteRegister() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUInstructionSelector.cpp | 1561 Register ValReg = MI.getOperand(3).getReg(); in selectDSOrderedIntrinsic() local 3002 Register ValReg = MI.getOperand(2).getReg(); in selectG_INSERT_VECTOR_ELT() local
|
H A D | AMDGPULegalizerInfo.cpp | 2620 Register ValReg = MI.getOperand(0).getReg(); in legalizeLoad() local
|