Home
last modified time | relevance | path

Searched defs:V1 (Results 1 – 25 of 96) sorted by relevance

1234

/netbsd-src/external/gpl3/gdb/dist/readline/readline/examples/rlfe/
H A Drlfe.c143 #define DPRINT1(FMT, V1) (fprintf(logfile, FMT, V1), fflush(logfile)) argument
144 #define DPRINT2(FMT, V1, V2) (fprintf(logfile, FMT, V1, V2), fflush(logfile)) argument
147 #define DPRINT1(FMT, V1) ((void) 0) /* Do nothing */ argument
148 #define DPRINT2(FMT, V1, V2) ((void) 0) /* Do nothing */ argument
/netbsd-src/external/gpl3/gdb.old/dist/readline/readline/examples/rlfe/
H A Drlfe.c143 #define DPRINT1(FMT, V1) (fprintf(logfile, FMT, V1), fflush(logfile)) argument
144 #define DPRINT2(FMT, V1, V2) (fprintf(logfile, FMT, V1, V2), fflush(logfile)) argument
147 #define DPRINT1(FMT, V1) ((void) 0) /* Do nothing */ argument
148 #define DPRINT2(FMT, V1, V2) ((void) 0) /* Do nothing */ argument
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/ADT/
H A DEquivalenceClasses.h217 member_iterator unionSets(const ElemTy &V1, const ElemTy &V2) { in unionSets()
243 bool isEquivalent(const ElemTy &V1, const ElemTy &V2) const { in isEquivalent()
/netbsd-src/external/apache2/llvm/dist/clang/lib/Headers/
H A Dshaintrin.h20 #define _mm_sha1rnds4_epu32(V1, V2, M) \ argument
H A Davxintrin.h1219 #define _mm256_permute2f128_pd(V1, V2, M) \ argument
1260 #define _mm256_permute2f128_ps(V1, V2, M) \ argument
1300 #define _mm256_permute2f128_si256(V1, V2, M) \ argument
1329 #define _mm256_blend_pd(V1, V2, M) \ argument
1357 #define _mm256_blend_ps(V1, V2, M) \ argument
1455 #define _mm256_dp_ps(V1, V2, M) \ argument
4594 #define _mm256_insertf128_ps(V1, V2, M) \ argument
4632 #define _mm256_insertf128_pd(V1, V2, M) \ argument
4670 #define _mm256_insertf128_si256(V1, V2, M) \ argument
H A Dsmmintrin.h378 #define _mm_blend_pd(V1, V2, M) \ argument
406 #define _mm_blend_ps(V1, V2, M) \ argument
515 #define _mm_blend_epi16(V1, V2, M) \ argument
H A Davx2intrin.h151 #define _mm256_blend_epi16(V1, V2, M) \ argument
745 #define _mm_blend_epi32(V1, V2, M) \ argument
749 #define _mm256_blend_epi32(V1, V2, M) \ argument
820 #define _mm256_permute2x128_si256(V1, V2, M) \ argument
826 #define _mm256_inserti128_si256(V1, V2, M) \ argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DBitTracker.cpp440 const BitValue &V1 = A1[I]; in eADD() local
449 const BitValue &V1 = A1[I]; in eADD() local
473 const BitValue &V1 = A1[I]; in eSUB() local
482 const BitValue &V1 = A1[I]; in eSUB() local
554 const BitValue &V1 = A1[i]; in eAND() local
576 const BitValue &V1 = A1[i]; in eORL() local
598 const BitValue &V1 = A1[i]; in eXOR() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Support/
H A Dxxhash.cpp80 uint64_t V1 = Seed + PRIME64_1 + PRIME64_2; in xxHash64() local
H A DFileUtilities.cpp92 double V1 = 0.0, V2 = 0.0; in CompareNumbers() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/
H A DAliasAnalysisEvaluator.cpp44 static void PrintResults(AliasResult AR, bool P, const Value *V1, in PrintResults()
80 const Value *V1, const Value *V2, in PrintLoadStoreResults()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/
H A DVectorCombine.cpp416 Value *V0 = Ext0->getVectorOperand(), *V1 = Ext1->getVectorOperand(); in foldExtExtCmp() local
434 Value *V0 = Ext0->getVectorOperand(), *V1 = Ext1->getVectorOperand(); in foldExtExtBinop() local
460 Value *V0, *V1; in foldExtractExtract() local
585 Value *V0 = nullptr, *V1 = nullptr; in scalarizeBinopOrCmp() local
/netbsd-src/external/apache2/llvm/dist/clang/lib/StaticAnalyzer/Core/
H A DBasicValueFactory.cpp251 const llvm::APSInt& V1, const llvm::APSInt& V2) { in evalAPSInt()
370 BasicValueFactory::getPersistentSValPair(const SVal& V1, const SVal& V2) { in getPersistentSValPair()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/
H A DCodeMoverUtils.cpp208 bool ControlConditions::isEquivalent(const Value &V1, const Value &V2) { in isEquivalent()
212 bool ControlConditions::isInverse(const Value &V1, const Value &V2) { in isInverse()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsMachineFunction.cpp77 Register V1 = RegInfo.createVirtualRegister(RC); in initGlobalBaseReg() local
H A DMips16ISelDAGToDAG.cpp75 Register V0, V1, V2, GlobalBaseReg = MipsFI->getGlobalBaseReg(MF); in initGlobalBaseReg() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/
H A DAArch64PostLegalizerLowering.cpp257 Register V1 = MI.getOperand(1).getReg(); in matchTRN() local
278 Register V1 = MI.getOperand(1).getReg(); in matchUZP() local
294 Register V1 = MI.getOperand(1).getReg(); in matchZip() local
384 Register V1 = MI.getOperand(1).getReg(); in matchEXT() local
/netbsd-src/external/apache2/llvm/dist/clang/include/clang/Analysis/Analyses/
H A DThreadSafetyTraverse.h348 void enterScope(const Variable *V1, const Variable *V2) {} in enterScope()
351 bool compareVariableRefs(const Variable *V1, const Variable *V2) { in compareVariableRefs()
386 void enterScope(const Variable* V1, const Variable* V2) {} in enterScope()
389 bool compareVariableRefs(const Variable* V1, const Variable* V2) { in compareVariableRefs()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/IR/
H A DConstantFold.cpp770 Constant *V1, Constant *V2) { in ConstantFoldSelectInstruction()
960 Constant *llvm::ConstantFoldShuffleVectorInstruction(Constant *V1, Constant *V2, in ConstantFoldShuffleVectorInstruction()
1614 static FCmpInst::Predicate evaluateFCmpRelation(Constant *V1, Constant *V2) { in evaluateFCmpRelation()
1703 static ICmpInst::Predicate evaluateICmpRelation(Constant *V1, Constant *V2, in evaluateICmpRelation()
2041 const APInt &V1 = cast<ConstantInt>(C1)->getValue(); in ConstantFoldCompareInstruction() local
/netbsd-src/external/apache2/llvm/dist/llvm/examples/IRTransforms/
H A DSimplifyCFG.cpp49 enum TutorialVersion { V1, V2, V3 }; enumerator
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp223 SDValue V1 = N->getOperand(i+2); in tryInlineAsm() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp591 Value *V1 = II.getArgOperand(1); in simplifyX86insertps() local
843 auto V1 = II.getArgOperand(0); in simplifyX86pshufb() local
891 auto V1 = II.getArgOperand(0); in simplifyX86vpermilvar() local
925 auto V1 = II.getArgOperand(0); in simplifyX86vpermv() local
H A DX86ISelLowering.cpp3901 static SDValue getMOVL(SelectionDAG &DAG, const SDLoc &dl, MVT VT, SDValue V1, in getMOVL()
6310 static SDValue concatSubVectors(SDValue V1, SDValue V2, SelectionDAG &DAG, in concatSubVectors()
6453 SDValue V1, SDValue V2) { in getUnpackl()
6461 SDValue V1, SDValue V2) { in getUnpackh()
6476 SDValue V1 = IsZero in getShuffleVectorZeroOrUndef() local
7290 SDValue V1, SDValue V2, in computeZeroableShuffleElements()
7384 SDValue V1 = Ops[0]; in getTargetShuffleAndZeroables() local
8273 SDValue V1 = FirstNonZero.getOperand(0); in LowerBuildVectorv4x32() local
8421 SDValue V1 = DAG.getLoad(NVT, dl, Chain, Ptr, in LowerAsSplatVectorLoad() local
9294 SDValue &V0, SDValue &V1) { in isHorizontalBinOpPart()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Object/
H A DCOFFModuleDefinition.cpp342 StringRef V1, V2; in parseVersion() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp1829 SDNode *ARMDAGToDAGISel::createGPRPairNode(EVT VT, SDValue V0, SDValue V1) { in createGPRPairNode()
1840 SDNode *ARMDAGToDAGISel::createSRegPairNode(EVT VT, SDValue V0, SDValue V1) { in createSRegPairNode()
1851 SDNode *ARMDAGToDAGISel::createDRegPairNode(EVT VT, SDValue V0, SDValue V1) { in createDRegPairNode()
1862 SDNode *ARMDAGToDAGISel::createQRegPairNode(EVT VT, SDValue V0, SDValue V1) { in createQRegPairNode()
1873 SDNode *ARMDAGToDAGISel::createQuadSRegsNode(EVT VT, SDValue V0, SDValue V1, in createQuadSRegsNode()
1888 SDNode *ARMDAGToDAGISel::createQuadDRegsNode(EVT VT, SDValue V0, SDValue V1, in createQuadDRegsNode()
1903 SDNode *ARMDAGToDAGISel::createQuadQRegsNode(EVT VT, SDValue V0, SDValue V1, in createQuadQRegsNode()
2277 SDValue V1 = N->getOperand(Vec0Idx + 1); in SelectVST() local
2333 SDValue V1 = N->getOperand(Vec0Idx + 1); in SelectVST() local
2453 SDValue V1 = N->getOperand(Vec0Idx + 1); in SelectVLDSTLane() local
[all …]

1234