Home
last modified time | relevance | path

Searched defs:V0 (Results 1 – 25 of 38) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/
H A DVectorCombine.cpp416 Value *V0 = Ext0->getVectorOperand(), *V1 = Ext1->getVectorOperand(); in foldExtExtCmp() local
434 Value *V0 = Ext0->getVectorOperand(), *V1 = Ext1->getVectorOperand(); in foldExtExtBinop() local
460 Value *V0, *V1; in foldExtractExtract() local
585 Value *V0 = nullptr, *V1 = nullptr; in scalarizeBinopOrCmp() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsMachineFunction.cpp76 Register V0 = RegInfo.createVirtualRegister(RC); in initGlobalBaseReg() local
H A DMips16ISelDAGToDAG.cpp75 Register V0, V1, V2, GlobalBaseReg = MipsFI->getGlobalBaseReg(MF); in initGlobalBaseReg() local
/netbsd-src/lib/libm/src/
H A De_j1f.c97 static const float V0[5] = { variable
H A De_j1.c136 static const double V0[5] = { variable
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp222 SDValue V0 = N->getOperand(i+1); in tryInlineAsm() local
/netbsd-src/external/gpl2/groff/dist/src/roff/troff/
H A Dnumber.cpp33 vunits V0; variable
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp1829 SDNode *ARMDAGToDAGISel::createGPRPairNode(EVT VT, SDValue V0, SDValue V1) { in createGPRPairNode()
1840 SDNode *ARMDAGToDAGISel::createSRegPairNode(EVT VT, SDValue V0, SDValue V1) { in createSRegPairNode()
1851 SDNode *ARMDAGToDAGISel::createDRegPairNode(EVT VT, SDValue V0, SDValue V1) { in createDRegPairNode()
1862 SDNode *ARMDAGToDAGISel::createQRegPairNode(EVT VT, SDValue V0, SDValue V1) { in createQRegPairNode()
1873 SDNode *ARMDAGToDAGISel::createQuadSRegsNode(EVT VT, SDValue V0, SDValue V1, in createQuadSRegsNode()
1888 SDNode *ARMDAGToDAGISel::createQuadDRegsNode(EVT VT, SDValue V0, SDValue V1, in createQuadDRegsNode()
1903 SDNode *ARMDAGToDAGISel::createQuadQRegsNode(EVT VT, SDValue V0, SDValue V1, in createQuadQRegsNode()
2276 SDValue V0 = N->getOperand(Vec0Idx + 0); in SelectVST() local
2332 SDValue V0 = N->getOperand(Vec0Idx + 0); in SelectVST() local
2452 SDValue V0 = N->getOperand(Vec0Idx + 0); in SelectVLDSTLane() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/
H A DInstCombineAddSub.cpp391 Value *V0 = I->getOperand(0); in drillValueDownOneStep() local
469 Value *V0 = I->getOperand(0); in simplify() local
1828 Value *V0, *V1; in visitSub() local
2342 Value *A0, *A1, *V0, *V1; in visitFSub() local
H A DInstCombineVectorOps.cpp76 Value *V0, *V1; in cheapToScalarize() local
2136 Value *V0 = Shuf.getOperand(0), *V1 = Shuf.getOperand(1); in foldShuffleWithInsert() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/
H A DLibCallsShrinkWrap.cpp470 Constant *V0 = ConstantFP::get(CI->getContext(), APFloat(0.0f)); in generateCondForPow() local
/netbsd-src/external/bsd/pcc/dist/pcc/arch/mips/
H A Dmacdefs.h140 #define V0 2 macro
/netbsd-src/external/apache2/llvm/dist/llvm/utils/PerfectShuffle/
H A DPerfectShuffle.cpp28 static inline unsigned short MakeMask(unsigned V0, unsigned V1, in MakeMask()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp4634 SDValue V0 = GetPromotedInteger(N->getOperand(0)); in PromoteIntRes_VECTOR_SPLICE() local
4704 SDValue V0 = GetPromotedInteger(N->getOperand(0)); in PromoteIntRes_VECTOR_REVERSE() local
4717 SDValue V0 = GetPromotedInteger(N->getOperand(0)); in PromoteIntRes_VECTOR_SHUFFLE() local
4876 SDValue V0 = GetPromotedInteger(N->getOperand(0)); in PromoteIntRes_INSERT_VECTOR_ELT() local
4894 SDValue V0 = GetPromotedInteger(N->getOperand(0)); in PromoteIntOp_EXTRACT_VECTOR_ELT() local
4908 SDValue V0 = GetPromotedInteger(N->getOperand(0)); in PromoteIntOp_EXTRACT_SUBVECTOR() local
/netbsd-src/crypto/external/bsd/openssl/dist/crypto/aria/
H A Daria.c54 #define MAKE_U32(V0, V1, V2, V3) ( \ argument
/netbsd-src/crypto/external/bsd/openssl.old/dist/crypto/aria/
H A Daria.c54 #define MAKE_U32(V0, V1, V2, V3) ( \ argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/
H A DReassociate.cpp127 Value *V0 = I->getOperand(0); in XorOpnd() local
1030 Value *V0 = Sub->getOperand(0); in ShouldBreakUpSubtract() local
/netbsd-src/sys/arch/sparc/sparc/
H A Dautoconf.c659 #define BP_APPEND(BP,N,V0,V1,V2) { \ in bootpath_fake() argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp1030 SDValue V0, V1; in insertHvxSubvectorReg() local
1242 SDValue V0 = buildHvxVectorReg(A.take_front(Size/2), dl, SingleTy, DAG); in LowerHvxBuildVector() local
1319 SDValue V0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, HalfTy, in LowerHvxConcatVectors() local
H A DHexagonISelDAGToDAG.cpp2164 SDValue V0 = L0.Value; in balanceSubTree() local
2222 SDValue V0 = NewRoot.getOperand(0); in balanceSubTree() local
H A DHexagonLoopIdiomRecognition.cpp1772 uint32_t V0 = C0->getZExtValue(); in setupPostSimplifier() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/
H A DVectorUtils.cpp852 Value *V0 = ResList[i], *V1 = ResList[i + 1]; in concatenateVectors() local
/netbsd-src/external/gpl3/gcc.old/dist/contrib/
H A Dparanoia.cc989 FLOAT V, V0, V9; member
/netbsd-src/external/gpl3/gcc/dist/contrib/
H A Dparanoia.cc989 FLOAT V, V0, V9; member
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp1820 SDValue V0 = DAG.getNode(ISD::TRUNCATE, DL, VT, WideVal.getOperand(0)); in EmitTest() local

12