| /minix3/external/bsd/llvm/dist/llvm/include/llvm/MC/ |
| H A D | MCInstrItineraries.h | 188 unsigned UseClass, unsigned UseIdx) const { in hasPipelineForwarding()
209 unsigned UseClass, unsigned UseIdx) const { in getOperandLatency()
|
| H A D | MCSubtargetInfo.h | 114 int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, in getReadAdvanceCycles()
|
| H A D | MCSchedule.h | 87 unsigned UseIdx; member
|
| /minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetSchedule.cpp | 144 unsigned UseIdx = 0; in findUseIdx() local
202 unsigned UseIdx = findUseIdx(UseMI, UseOperIdx); in computeOperandLatency() local
|
| H A D | LiveRangeCalc.cpp | 172 SlotIndex UseIdx; in extendToUses() local
|
| H A D | LiveRangeEdit.cpp | 117 SlotIndex UseIdx, in canRematerializeAt()
|
| H A D | RegisterCoalescer.cpp | 668 SlotIndex UseIdx = LIS->getInstructionIndex(UseMI); in removeCopyByCommutingDef() local
721 SlotIndex UseIdx = LIS->getInstructionIndex(UseMI).getRegSlot(true); in removeCopyByCommutingDef() local
1086 SlotIndex UseIdx = LIS->getInstructionIndex(&MI); in eliminateUndefCopy() local
1165 SlotIndex UseIdx = MIIdx.getRegSlot(true); in updateRegDefsUses() local
|
| H A D | SplitKit.cpp | 418 SlotIndex UseIdx, in defFromParent()
|
| H A D | InlineSpiller.cpp | 867 SlotIndex UseIdx = LIS.getInstructionIndex(MI).getRegSlot(true); in reMaterializeFor() local
|
| H A D | TwoAddressInstructionPass.cpp | 1492 SlotIndex UseIdx = MIIdx.getRegSlot(IsEarlyClobber); in processTiedPairs() local
|
| H A D | MachineVerifier.cpp | 1025 SlotIndex UseIdx = LiveInts->getInstructionIndex(MI); in checkLiveness() local
|
| H A D | MachineInstr.cpp | 1250 void MachineInstr::tieOperands(unsigned DefIdx, unsigned UseIdx) { in tieOperands()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.h | 104 SDNode *UseNode, unsigned UseIdx) const override { in getOperandLatency()
|
| H A D | PPCInstrInfo.cpp | 1022 unsigned UseIdx; in FoldImmediate() local
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.cpp | 3200 unsigned UseIdx, unsigned UseAlign) const { in getVSTMUseCycle()
3240 unsigned UseIdx, unsigned UseAlign) const { in getSTMUseCycle()
3270 unsigned UseIdx, unsigned UseAlign) const { in getOperandLatency()
3402 unsigned &UseIdx, unsigned &Dist) { in getBundledUseMI()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 998 unsigned UseIdx = GroupIdx.back() + 1; in EmitSpecialNode() local
|
| /minix3/external/bsd/llvm/dist/llvm/include/llvm/Target/ |
| H A D | TargetInstrInfo.h | 1082 const MachineInstr *UseMI, unsigned UseIdx) const { in hasHighOperandLatency()
|
| /minix3/external/bsd/llvm/dist/llvm/utils/TableGen/ |
| H A D | SubtargetEmitter.cpp | 993 for (unsigned UseIdx = 0, EndIdx = Reads.size(); in GenSchedClassTables() local
|