Home
last modified time | relevance | path

Searched defs:TrueCycles (Results 1 – 6 of 6) sorted by relevance

/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.cpp554 canInsertSelect(const MachineBasicBlock & MBB,ArrayRef<MachineOperand> Pred,Register DstReg,Register TrueReg,Register FalseReg,int & CondCycles,int & TrueCycles,int & FalseCycles) const canInsertSelect() argument
/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h937 canInsertSelect(const MachineBasicBlock & MBB,ArrayRef<MachineOperand> Cond,Register DstReg,Register TrueReg,Register FalseReg,int & CondCycles,int & TrueCycles,int & FalseCycles) canInsertSelect() argument
/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp1524 canInsertSelect(const MachineBasicBlock & MBB,ArrayRef<MachineOperand> Cond,Register DstReg,Register TrueReg,Register FalseReg,int & CondCycles,int & TrueCycles,int & FalseCycles) const canInsertSelect() argument
/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.cpp4101 canInsertSelect(const MachineBasicBlock & MBB,ArrayRef<MachineOperand> Cond,Register DstReg,Register TrueReg,Register FalseReg,int & CondCycles,int & TrueCycles,int & FalseCycles) const canInsertSelect() argument
/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp706 canInsertSelect(const MachineBasicBlock & MBB,ArrayRef<MachineOperand> Cond,Register DstReg,Register TrueReg,Register FalseReg,int & CondCycles,int & TrueCycles,int & FalseCycles) const canInsertSelect() argument
/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp3226 canInsertSelect(const MachineBasicBlock & MBB,ArrayRef<MachineOperand> Cond,Register DstReg,Register TrueReg,Register FalseReg,int & CondCycles,int & TrueCycles,int & FalseCycles) const canInsertSelect() argument