/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | IntrinsicLowering.cpp | 65 Value *Tmp2 = Builder.CreateLShr(V, ConstantInt::get(V->getType(), 8), in LowerBSWAP() local 75 Value *Tmp2 = Builder.CreateLShr(V, ConstantInt::get(V->getType(), 8), in LowerBSWAP() local 104 Value* Tmp2 = Builder.CreateLShr(V, in LowerBSWAP() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/ |
H A D | IntegerDivision.cpp | 132 Value *Tmp2 = Builder.CreateXor(Tmp, Dividend); in generateSignedDivisionCode() local 272 Value *Tmp2 = Builder.CreateSub(MSB, SR); in generateUnsignedDivisionCode() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86ISelDAGToDAG.cpp | 3733 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in matchBEXTRFromAndImm() local 3769 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in emitPCMPISTR() local 3802 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in emitPCMPESTR() local 4070 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in matchVPTERNLOG() local 4438 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in tryVPTESTM() local 4935 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 4988 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 5070 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 5204 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 5212 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4, Chain; in Select() local [all …]
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
H A D | VEISelLowering.cpp | 1809 Register Tmp2 = MRI.createVirtualRegister(RC); in prepareMBB() local 1873 Register Tmp2 = MRI.createVirtualRegister(RC); in prepareSymbol() local 1891 Register Tmp2 = MRI.createVirtualRegister(RC); in prepareSymbol() local 1916 Register Tmp2 = MRI.createVirtualRegister(RC); in prepareSymbol() local 2302 Register Tmp2 = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 1985 SDValue Tmp2 = DAG.getNode(ISD::SHL, dl, VT, ShOpHi, RevShAmt); in LowerShiftRightParts() local 2045 SDValue Tmp2 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, RevShAmt); in LowerShiftLeftParts() local 2398 SDValue Tmp2 = ST->getBasePtr(); in LowerSTOREi1() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 364 SDValue Tmp2 = Val; in PerformInsertVectorEltInMemory() local 1653 SDValue Tmp2 = SDValue(Node, 1); in ExpandDYNAMIC_STACKALLOC() local 2670 SDValue Tmp1, Tmp2, Tmp3, Tmp4; in ExpandNode() local 4392 SDValue Tmp1, Tmp2, Tmp3, Tmp4; in PromoteNode() local
|
H A D | TargetLowering.cpp | 6629 SDValue Tmp2, Tmp3; in expandShiftParts() local 7177 SDValue Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6, Tmp7, Tmp8; in expandBSWAP() local 7233 SDValue Tmp, Tmp2, Tmp3; in expandBITREVERSE() local
|
H A D | LegalizeFloatTypes.cpp | 1820 SDValue Tmp1, Tmp2, Tmp3, OutputChain; in FloatExpandSetCCOperands() local
|
H A D | SelectionDAG.cpp | 2104 SDValue Tmp2 = Node->getOperand(1); in expandVAArg() local 3680 unsigned Tmp, Tmp2; in ComputeNumSignBits() local
|
/netbsd-src/external/apache2/llvm/dist/clang/lib/StaticAnalyzer/Core/ |
H A D | ExprEngineC.cpp | 49 ExplodedNodeSet Tmp2; in VisitBinaryOperator() local
|
H A D | CheckerManager.cpp | 125 ExplodedNodeSet Tmp1, Tmp2; in expandGraphWithCheckers() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonSplitDouble.cpp | 691 auto *Tmp2 = in splitMemRef() local
|
H A D | HexagonHardwareLoops.cpp | 1959 SmallVector<MachineOperand,1> Tmp2; in createPreheaderForLoop() local
|
/netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/ |
H A D | CGExprComplex.cpp | 856 llvm::Value *Tmp2 = Builder.CreateMul(LHSi, RHSi); // b*d in EmitBinDiv() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.cpp | 2196 SDValue Tmp2 = DAG.getNode(ISD::SELECT, SL, MVT::i64, ExpGt51, BcInt, Tmp1); in LowerFTRUNC() local 2214 SDValue Tmp2 = DAG.getNode(ISD::FSUB, SL, MVT::f64, Tmp1, CopySign); in LowerFRINT() local
|
H A D | AMDGPULegalizerInfo.cpp | 1901 auto Tmp2 = B.buildFSub(Ty, Tmp1, CopySign); in legalizeFrint() local 3139 auto Tmp2 = B.buildFMA(ResTy, NegY, Ret, X); in legalizeFastUnsafeFDIV64() local
|
H A D | SIISelLowering.cpp | 3273 SDValue Tmp2 = Op.getValue(1); in lowerDYNAMIC_STACKALLOCImpl() local 8296 SDValue Tmp2 = DAG.getNode(ISD::FMA, SL, VT, NegY, Ret, X); in lowerFastUnsafeFDIV64() local 9876 SDValue Tmp2 = DAG.getNode(ExtOp, SL, NVT, Op0->getOperand(1)); in performIntMed3ImmCombine() local
|
H A D | SIInstrInfo.cpp | 571 Register Tmp2 = RS.scavengeRegister(&AMDGPU::VGPR_32RegClass, 0); in indirectCopyToAGPR() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 5785 SDNode *Tmp2 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select() local 5799 SDNode *Tmp2 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select() local
|
H A D | PPCISelLowering.cpp | 8736 SDValue Tmp2 = DAG.getNode(PPCISD::SHL, dl, VT, Hi, Amt); in LowerSHL_PARTS() local 8765 SDValue Tmp2 = DAG.getNode(PPCISD::SRL, dl, VT, Lo, Amt); in LowerSRL_PARTS() local 8793 SDValue Tmp2 = DAG.getNode(PPCISD::SRL, dl, VT, Lo, Amt); in LowerSRA_PARTS() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelLowering.cpp | 7429 Register Tmp2 = MRI.createVirtualRegister(RC); in emitAtomicLoadBinary() local 7712 Register Tmp2 = MRI.createVirtualRegister(&SystemZ::GR128BitRegClass); in emitPair128() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelDAGToDAG.cpp | 3963 SDValue Tmp2 = CurDAG->getTargetConstant(CC, dl, MVT::i32); in Select() local
|
H A D | ARMISelLowering.cpp | 6034 SDValue Tmp2 = DAG.getNode(ISD::SHL, dl, VT, ShOpHi, RevShAmt); in LowerShiftRightParts() local 6074 SDValue Tmp2 = DAG.getNode(ISD::SHL, dl, VT, ShOpHi, ShAmt); in LowerShiftLeftParts() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/ |
H A D | ValueTracking.cpp | 2880 unsigned Tmp, Tmp2; in ComputeNumSignBitsImpl() local
|