/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | IntrinsicLowering.cpp | 63 Value *Tmp1 = Builder.CreateShl(V, ConstantInt::get(V->getType(), 8), in LowerBSWAP() local 77 Value *Tmp1 = Builder.CreateLShr(V,ConstantInt::get(V->getType(), 24), in LowerBSWAP() local 107 Value* Tmp1 = Builder.CreateLShr(V, in LowerBSWAP() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/ |
H A D | IntegerDivision.cpp | 131 Value *Tmp1 = Builder.CreateAShr(Divisor, Shift); in generateSignedDivisionCode() local 255 Value *Tmp1 = Builder.CreateCall(CTLZ, {Dividend, True}); in generateUnsignedDivisionCode() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
H A D | VEISelLowering.cpp | 1808 Register Tmp1 = MRI.createVirtualRegister(RC); in prepareMBB() local 1872 Register Tmp1 = MRI.createVirtualRegister(RC); in prepareSymbol() local 1890 Register Tmp1 = MRI.createVirtualRegister(RC); in prepareSymbol() local 1915 Register Tmp1 = MRI.createVirtualRegister(RC); in prepareSymbol() local 2301 Register Tmp1 = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local 2346 Register Tmp1 = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local 2372 Register Tmp1 = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86ISelDAGToDAG.cpp | 3733 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in matchBEXTRFromAndImm() local 3769 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in emitPCMPISTR() local 3802 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in emitPCMPESTR() local 4070 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in matchVPTERNLOG() local 4438 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in tryVPTESTM() local 4935 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 4988 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 5070 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 5204 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; in Select() local 5212 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4, Chain; in Select() local [all …]
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 363 SDValue Tmp1 = Vec; in PerformInsertVectorEltInMemory() local 1652 SDValue Tmp1 = SDValue(Node, 0); in ExpandDYNAMIC_STACKALLOC() local 2445 SDValue Tmp1; in ExpandLegalINT_TO_FP() local 2670 SDValue Tmp1, Tmp2, Tmp3, Tmp4; in ExpandNode() local 4392 SDValue Tmp1, Tmp2, Tmp3, Tmp4; in PromoteNode() local
|
H A D | LegalizeFloatTypes.cpp | 1820 SDValue Tmp1, Tmp2, Tmp3, OutputChain; in FloatExpandSetCCOperands() local
|
H A D | TargetLowering.cpp | 6625 SDValue Tmp1 = IsSRA ? DAG.getNode(ISD::SRA, dl, VT, ShOpHi, in expandShiftParts() local 7177 SDValue Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6, Tmp7, Tmp8; in expandBSWAP() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 1982 SDValue Tmp1 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, ShAmt); in LowerShiftRightParts() local 2042 SDValue Tmp1 = DAG.getNode(ISD::SHL, dl, VT, ShOpHi, ShAmt); in LowerShiftLeftParts() local 2397 SDValue Tmp1 = ST->getChain(); in LowerSTOREi1() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUPromoteAlloca.cpp | 942 Value *Tmp1 = Builder.CreateMul(TIdY, TCntZ, "", true, true); in handleAlloca() local
|
H A D | AMDGPULegalizerInfo.cpp | 1900 auto Tmp1 = B.buildFAdd(Ty, Src, CopySign); in legalizeFrint() local 2013 auto Tmp1 = B.buildSelect(S64, ExpLt0, SignBit64, Tmp0); in legalizeIntrinsicTrunc() local 3135 auto Tmp1 = B.buildFMA(ResTy, NegY, R, One); in legalizeFastUnsafeFDIV64() local
|
H A D | AMDGPUISelLowering.cpp | 2195 SDValue Tmp1 = DAG.getNode(ISD::SELECT, SL, MVT::i64, ExpLt0, SignBit64, Tmp0); in LowerFTRUNC() local 2213 SDValue Tmp1 = DAG.getNode(ISD::FADD, SL, MVT::f64, Src, CopySign); in LowerFRINT() local
|
H A D | SIISelLowering.cpp | 3272 SDValue Tmp1 = Op; in lowerDYNAMIC_STACKALLOCImpl() local 8293 SDValue Tmp1 = DAG.getNode(ISD::FMA, SL, VT, NegY, R, One); in lowerFastUnsafeFDIV64() local 9875 SDValue Tmp1 = DAG.getNode(ExtOp, SL, NVT, Op0->getOperand(0)); in performIntMed3ImmCombine() local
|
/netbsd-src/external/gpl3/gcc.old/dist/libgcc/config/libbid/ |
H A D | bid_internal.h | 1483 UINT128 T128, TP128, Qh, Ql, Qh1, Stemp, Tmp, Tmp1, CQ2, CQ8; in handle_UF_128_rem() local 1628 UINT128 T128, TP128, Qh, Ql, Qh1, Stemp, Tmp, Tmp1; in handle_UF_128() local
|
/netbsd-src/external/gpl3/gcc/dist/libgcc/config/libbid/ |
H A D | bid_internal.h | 1483 UINT128 T128, TP128, Qh, Ql, Qh1, Stemp, Tmp, Tmp1, CQ2, CQ8; in handle_UF_128_rem() local 1626 UINT128 T128, TP128, Qh, Ql, Qh1, Stemp, Tmp, Tmp1; in handle_UF_128() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonSplitDouble.cpp | 689 auto *Tmp1 = MF.getMachineMemOperand(Ptr, F, 4 /*size*/, A); in splitMemRef() local
|
H A D | HexagonHardwareLoops.cpp | 1875 SmallVector<MachineOperand,2> Tmp1; in createPreheaderForLoop() local
|
H A D | HexagonVectorCombine.cpp | 452 Value *Tmp1 = Builder.CreateGEP(Tmp0, HVC.getConstInt(Adjust)); in createAdjustedPointer() local
|
/netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/ |
H A D | CGExprComplex.cpp | 855 llvm::Value *Tmp1 = Builder.CreateMul(LHSr, RHSr); // a*c in EmitBinDiv() local
|
/netbsd-src/external/apache2/llvm/dist/clang/lib/StaticAnalyzer/Core/ |
H A D | CheckerManager.cpp | 125 ExplodedNodeSet Tmp1, Tmp2; in expandGraphWithCheckers() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyISelLowering.cpp | 409 unsigned Tmp0, Tmp1, CmpReg, EqzReg, FalseReg, TrueReg; in LowerFPToInt() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 5783 SDNode *Tmp1 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select() local 5797 SDNode *Tmp1 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select() local
|
H A D | PPCISelLowering.cpp | 8734 SDValue Tmp1 = DAG.getNode(ISD::SUB, dl, AmtVT, in LowerSHL_PARTS() local 8763 SDValue Tmp1 = DAG.getNode(ISD::SUB, dl, AmtVT, in LowerSRL_PARTS() local 8791 SDValue Tmp1 = DAG.getNode(ISD::SUB, dl, AmtVT, in LowerSRA_PARTS() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Support/ |
H A D | APInt.cpp | 676 uint64_t Tmp1 = ByteSwap_64(U.VAL); in byteSwap() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 2971 SDValue Tmp1 = DAG.getNode(ISD::SRA, dl, VT, BottomHalf, ShiftAmt); in LowerUMULO_SMULO() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 5730 SDValue Tmp1 = Op.getOperand(1); in LowerFCOPYSIGN() local 6031 SDValue Tmp1 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, ShAmt); in LowerShiftRightParts() local 6073 SDValue Tmp1 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, RevShAmt); in LowerShiftLeftParts() local
|