Home
last modified time | relevance | path

Searched defs:Tmp1 (Results 1 – 25 of 29) sorted by relevance

12

/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/
H A DIntrinsicLowering.cpp63 Value *Tmp1 = Builder.CreateShl(V, ConstantInt::get(V->getType(), 8), in LowerBSWAP() local
77 Value *Tmp1 = Builder.CreateLShr(V,ConstantInt::get(V->getType(), 24), in LowerBSWAP() local
107 Value* Tmp1 = Builder.CreateLShr(V, in LowerBSWAP() local
/freebsd-src/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DIntegerDivision.cpp122 Value *Tmp1 = Builder.CreateAShr(Divisor, Shift); in generateSignedDivisionCode() local
235 Value *Tmp1 = Builder.CreateCall(CTLZ, {Dividend, True}); in generateUnsignedDivisionCode() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp2031 Register Tmp1 = MRI.createVirtualRegister(RC); prepareMBB() local
2095 Register Tmp1 = MRI.createVirtualRegister(RC); prepareSymbol() local
2113 Register Tmp1 = MRI.createVirtualRegister(RC); prepareSymbol() local
2138 Register Tmp1 = MRI.createVirtualRegister(RC); prepareSymbol() local
2524 Register Tmp1 = MRI.createVirtualRegister(RC); emitSjLjDispatchBlock() local
2569 Register Tmp1 = MRI.createVirtualRegister(RC); emitSjLjDispatchBlock() local
2595 Register Tmp1 = MRI.createVirtualRegister(RC); emitSjLjDispatchBlock() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp4128 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; matchBEXTRFromAndImm() local
4164 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; emitPCMPISTR() local
4197 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; emitPCMPESTR() local
4490 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; matchVPTERNLOG() local
4876 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; tryVPTESTM() local
5379 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; Select() local
5432 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; Select() local
5519 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; Select() local
5653 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; Select() local
5661 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4, Chain; Select() local
6024 SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4; Select() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeDAG.cpp373 SDValue Tmp1 = Vec; PerformInsertVectorEltInMemory() local
1723 SDValue Tmp1 = SDValue(Node, 0); ExpandDYNAMIC_STACKALLOC() local
2772 SDValue Tmp1; ExpandLegalINT_TO_FP() local
2997 SDValue Tmp1, Tmp2, Tmp3, Tmp4; ExpandNode() local
4954 SDValue Tmp1, Tmp2, Tmp3, Tmp4; PromoteNode() local
[all...]
H A DTargetLowering.cpp7999 SDValue Tmp1 = IsSRA ? DAG.getNode(ISD::SRA, dl, VT, ShOpHi, expandShiftParts() local
8716 SDValue Tmp1, Tmp2, Tmp3, Tmp4, Tmp5; expandVPCTPOP() local
9039 SDValue Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6, Tmp7, Tmp8; expandBSWAP() local
9099 SDValue Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6, Tmp7, Tmp8; expandVPBSWAP() local
[all...]
H A DLegalizeFloatTypes.cpp1948 SDValue Tmp1, Tmp2, Tmp3, OutputChain; FloatExpandSetCCOperands() local
[all...]
H A DSelectionDAG.cpp2378 SDValue Tmp1 = Node->getOperand(0); expandVAArg() local
2414 SDValue Tmp1 = expandVACopy() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp2454 SDValue Tmp1 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, ShAmt); LowerShiftRightParts() local
2514 SDValue Tmp1 = DAG.getNode(ISD::SHL, dl, VT, ShOpHi, ShAmt); LowerShiftLeftParts() local
2750 SDValue Tmp1 = Node->getOperand(0); LowerVAARG() local
3014 SDValue Tmp1 = ST->getChain(); LowerSTOREi1() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUPromoteAlloca.cpp1400 Value *Tmp1 = Builder.CreateMul(TIdY, TCntZ, "", true, true); tryPromoteAllocaToLDS() local
H A DAMDGPUISelLowering.cpp2403 SDValue Tmp1 = DAG.getNode(ISD::SELECT, SL, MVT::i64, ExpLt0, SignBit64, Tmp0); LowerFTRUNC() local
2422 SDValue Tmp1 = DAG.getNode(ISD::FADD, SL, MVT::f64, Src, CopySign); LowerFROUNDEVEN() local
5783 unsigned Tmp1 = DAG.ComputeNumSignBits(Op.getOperand(1), Depth + 1); ComputeNumSignBitsForTargetNode() local
5822 unsigned Tmp1 = Analysis.computeNumSignBits(Src1, DemandedElts, Depth + 1); computeNumSignBitsForTargetInstr() local
[all...]
H A DAMDGPULegalizerInfo.cpp2339 auto Tmp1 = B.buildFAdd(Ty, Src, CopySign); legalizeFroundeven() local
2453 auto Tmp1 = B.buildSelect(S64, ExpLt0, SignBit64, Tmp0); legalizeIntrinsicTrunc() local
4748 auto Tmp1 = B.buildFMA(ResTy, NegY, R, One); legalizeFastUnsafeFDIV64() local
H A DSIISelLowering.cpp3873 SDValue Tmp1 = Op; lowerDYNAMIC_STACKALLOCImpl() local
10328 SDValue Tmp1 = DAG.getNode(ISD::FMA, SL, VT, NegY, R, One); lowerFastUnsafeFDIV64() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonSplitDouble.cpp687 auto *Tmp1 = MF.getMachineMemOperand(Ptr, F, 4 /*size*/, A); in splitMemRef() local
H A DHexagonHardwareLoops.cpp1860 SmallVector<MachineOperand,2> Tmp1; createPreheaderForLoop() local
H A DHexagonISelLoweringHVX.cpp2464 SDValue Tmp1 = DAG.getNode(ShRight, dl, IntTy, Inp, AmtM1); in emitHvxShiftRightRnd() local
/freebsd-src/contrib/llvm-project/clang/lib/StaticAnalyzer/Core/
H A DCheckerManager.cpp123 ExplodedNodeSet Tmp1, Tmp2; in expandGraphWithCheckers() local
/freebsd-src/contrib/llvm-project/clang/lib/CodeGen/
H A DCGExprComplex.cpp1024 llvm::Value *Tmp1 = Builder.CreateMul(LHSr, RHSr); // a*c EmitBinDiv() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp6271 ReplaceNode(N, CurDAG->getMachineNode(Opc3, dl, VT, SDValue(Tmp1, 0), in Select() local
6257 SDNode *Tmp1 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); Select() local
H A DPPCISelLowering.cpp8989 SDValue Tmp1 = DAG.getNode(ISD::SUB, dl, AmtVT, LowerSHL_PARTS() local
9018 SDValue Tmp1 = DAG.getNode(ISD::SUB, dl, AmtVT, LowerSRL_PARTS() local
9046 SDValue Tmp1 = DAG.getNode(ISD::SUB, dl, AmtVT, LowerSRA_PARTS() local
/freebsd-src/contrib/llvm-project/llvm/lib/Support/
H A DAPInt.cpp722 uint64_t Tmp1 = llvm::byteswap<uint64_t>(U.VAL); in byteSwap() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp491 unsigned Tmp0, Tmp1, CmpReg, EqzReg, FalseReg, TrueReg; LowerFPToInt() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp3204 SDValue Tmp1 = DAG.getNode(ISD::SRA, dl, VT, BottomHalf, ShiftAmt); LowerUMULO_SMULO() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp1877 SDValue Tmp1, Tmp2; ReplaceNodeResults() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp6023 SDValue Tmp1 = Op.getOperand(1); LowerFCOPYSIGN() local
6321 SDValue Tmp1 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, ShAmt); LowerShiftRightParts() local
6363 SDValue Tmp1 = DAG.getNode(ISD::SRL, dl, VT, ShOpLo, RevShAmt); LowerShiftLeftParts() local
[all...]

12