Home
last modified time | relevance | path

Searched defs:SrcReg1 (Results 1 – 11 of 11) sorted by relevance

/llvm-project/llvm/unittests/CodeGen/GlobalISel/
H A DKnownBitsVectorTest.cpp403 Register SrcReg1 = FinalCopy1->getOperand(1).getReg(); in TEST_F() local
448 Register SrcReg1 = FinalCopy1->getOperand(1).getReg(); in TEST_F() local
1299 Register SrcReg1 = FinalCopy1->getOperand(1).getReg(); in TEST_F() local
H A DKnownBitsTest.cpp414 Register SrcReg1 = FinalCopy1->getOperand(1).getReg(); in TEST_F() local
458 Register SrcReg1 = FinalCopy1->getOperand(1).getReg(); in TEST_F() local
1649 Register SrcReg1 = FinalCopy1->getOperand(1).getReg(); in TEST_F() local
/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64PreLegalizerCombiner.cpp588 LLT SrcTy = MRI.getType(SrcReg1); in applyPushAddSubExt() argument
562 matchPushAddSubExt(MachineInstr & MI,MachineRegisterInfo & MRI,Register DstReg,Register SrcReg1,Register SrcReg2) matchPushAddSubExt() argument
H A DAArch64LegalizerInfo.cpp1373 Register SrcReg1 = MI.getOperand(2).getReg(); legalizeICMP() local
/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/
H A DRISCVMCCodeEmitter.cpp249 MCRegister SrcReg1 = MI.getOperand(0).getReg(); expandLongCondBr() local
/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SIMDInstrOpt.cpp436 Register SrcReg1 = MI.getOperand(2).getReg(); in optimizeVectElement() local
H A DAArch64InstrInfo.cpp4806 Register SrcReg1 = SrcReg; storeRegPairToStackSlot() local
6667 Register SrcReg1 = MUL->getOperand(2).getReg(); genFusedMultiply() local
6731 Register SrcReg1 = MAD->getOperand(2).getReg(); genFNegatedMAD() local
6898 Register SrcReg1 = MUL->getOperand(2).getReg(); genMaddR() local
[all...]
/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp850 Register SrcReg1 = getRegForValue(SrcValue1); PPCEmitCmp() local
1300 Register SrcReg1 = getRegForValue(I->getOperand(0)); SelectBinaryIntOp() local
[all...]
H A DPPCInstrInfo.cpp5403 Register SrcReg1 = MI->getOperand(1).getReg(); isSignOrZeroExtended() local
/llvm-project/llvm/lib/Target/ARM/
H A DARMFastISel.cpp1412 Register SrcReg1 = getRegForValue(Src1Value); ARMEmitCmp() local
1758 Register SrcReg1 = getRegForValue(I->getOperand(0)); SelectBinaryIntOp() local
[all...]
/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.cpp2558 Register SrcReg1 = MI.getOperand(2).getReg(); applyMappingImpl() local