| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIFrameLowering.cpp | 61 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in getVGPRSpillLaneOrTempRegister() local
118 static void buildPrologSpill(const GCNSubtarget &ST, const SIRegisterInfo &TRI, in buildPrologSpill()
139 static void buildEpilogRestore(const GCNSubtarget &ST, in buildEpilogRestore()
188 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in emitEntryFunctionFlatScratchInit() local
336 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in getEntryFunctionReservedScratchRsrcReg() local
385 static unsigned getScratchScaleFactor(const GCNSubtarget &ST) { in getScratchScaleFactor()
405 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in emitEntryFunctionPrologue() local
519 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in emitEntryFunctionScratchRsrcRegSetup() local
693 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in buildScratchExecCopy() local
732 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in emitPrologue() local
[all …]
|
| H A D | SIMachineFunctionInfo.cpp | 38 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in SIMachineFunctionInfo() local
193 const GCNSubtarget& ST = MF.getSubtarget<GCNSubtarget>(); in limitOccupancy() local
266 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in haveFreeLanesForSGPRSpill() local
280 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in allocateSGPRSpillToVGPR() local
346 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in reserveVGPRforSGPRSpills() local
367 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in allocateVGPRSpillToAGPR() local
473 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in getGITPtrLoReg() local
|
| H A D | GCNIterativeScheduler.cpp | 94 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in printRegions() local
118 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in printSchedRP() local
404 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleRegion() local
419 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in sortRegionsByPressure() local
436 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in tryMaximizeOccupancy() local
473 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleLegacyMaxOccupancy() local
527 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleMinReg() local
561 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleILP() local
|
| H A D | AMDGPUTargetTransformInfo.h | 46 const TargetSubtargetInfo *ST; variable
68 const GCNSubtarget *ST; variable
231 const R600Subtarget *ST; variable
|
| H A D | SIOptimizeExecMasking.cpp | 55 static Register isCopyFromExec(const MachineInstr &MI, const GCNSubtarget &ST) { in isCopyFromExec()
73 static Register isCopyToExec(const MachineInstr &MI, const GCNSubtarget &ST) { in isCopyToExec()
267 const GCNSubtarget &ST, in findExecCopy()
299 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in runOnMachineFunction() local
|
| H A D | AMDGPUPromoteAlloca.cpp | 172 const AMDGPUSubtarget &ST = AMDGPUSubtarget::get(TM, F); in run() local
177 const GCNSubtarget &ST = TM.getSubtarget<GCNSubtarget>(F); in run() local
204 const AMDGPUSubtarget &ST = AMDGPUSubtarget::get(TM, F); in getLocalSizeYZ() local
291 const AMDGPUSubtarget &ST = in getWorkitemID() local
713 const AMDGPUSubtarget &ST = AMDGPUSubtarget::get(TM, F); in hasSufficientLocalMem() local
887 const AMDGPUSubtarget &ST = AMDGPUSubtarget::get(TM, ContainingFunction); in handleAlloca() local
1096 const AMDGPUSubtarget &ST = AMDGPUSubtarget::get(TM, F); in promoteAllocasToVector() local
1102 const GCNSubtarget &ST = TM.getSubtarget<GCNSubtarget>(F); in promoteAllocasToVector() local
|
| H A D | AMDGPULegalizerInfo.h | 33 const GCNSubtarget &ST; variable
|
| H A D | AMDGPUInstrInfo.cpp | 27 AMDGPUInstrInfo::AMDGPUInstrInfo(const GCNSubtarget &ST) { } in AMDGPUInstrInfo()
|
| H A D | SIMemoryLegalizer.cpp | 263 const GCNSubtarget &ST; member in __anon45e28bb20111::SICacheControl
372 SIGfx6CacheControl(const GCNSubtarget &ST) : SICacheControl(ST) {}; in SIGfx6CacheControl()
413 SIGfx7CacheControl(const GCNSubtarget &ST) : SIGfx6CacheControl(ST) {}; in SIGfx7CacheControl()
425 SIGfx90ACacheControl(const GCNSubtarget &ST) : SIGfx7CacheControl(ST) {}; in SIGfx90ACacheControl()
468 SIGfx10CacheControl(const GCNSubtarget &ST) : SIGfx7CacheControl(ST) {}; in SIGfx10CacheControl()
757 SICacheControl::SICacheControl(const GCNSubtarget &ST) : ST(ST) { in SICacheControl()
774 std::unique_ptr<SICacheControl> SICacheControl::create(const GCNSubtarget &ST) { in create()
|
| H A D | SIFixVGPRCopies.cpp | 48 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in runOnMachineFunction() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsLegalizerInfo.cpp | 66 MipsLegalizerInfo::MipsLegalizerInfo(const MipsSubtarget &ST) { in MipsLegalizerInfo()
463 const MipsSubtarget &ST) { in SelectMSA3OpIntrinsic()
478 const MipsSubtarget &ST) { in MSA3OpIntrinsicToGeneric()
490 const MipsSubtarget &ST) { in MSA2OpIntrinsicToGeneric()
502 const MipsSubtarget &ST = in legalizeIntrinsic() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/IR/ |
| H A D | SymbolTableListTraitsImpl.h | 74 if (ValueSymbolTable *ST = getSymTab(Owner)) in addNodeToList() local
83 if (ValueSymbolTable *ST = getSymTab(getListOwner())) in removeNodeFromList() local
|
| /netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/config/powerpc/ |
| H A D | switchcontext.S | 179 # define ST std macro
186 # define ST stw macro
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVLegalizerInfo.cpp | 21 RISCVLegalizerInfo::RISCVLegalizerInfo(const RISCVSubtarget &ST) { in RISCVLegalizerInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/GISel/ |
| H A D | PPCLegalizerInfo.cpp | 20 PPCLegalizerInfo::PPCLegalizerInfo(const PPCSubtarget &ST) { computeTables(); } in PPCLegalizerInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.h | 59 const AArch64Subtarget *ST; variable
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblySelectionDAGInfo.cpp | 25 auto &ST = DAG.getMachineFunction().getSubtarget<WebAssemblySubtarget>(); in EmitTargetCodeForMemcpy() local
49 auto &ST = DAG.getMachineFunction().getSubtarget<WebAssemblySubtarget>(); in EmitTargetCodeForMemset() local
|
| H A D | WebAssemblyFrameLowering.cpp | 196 auto &ST = MF.getSubtarget<WebAssemblySubtarget>(); in eliminateCallFramePseudoInstr() local
217 auto &ST = MF.getSubtarget<WebAssemblySubtarget>(); in emitPrologue() local
281 auto &ST = MF.getSubtarget<WebAssemblySubtarget>(); in emitEpilogue() local
|
| H A D | WebAssemblyTargetTransformInfo.h | 33 const WebAssemblySubtarget *ST; variable
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCFrameLowering.h | 72 const ARCSubtarget &ST; variable
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMLegalizerInfo.cpp | 62 static bool AEABI(const ARMSubtarget &ST) { in AEABI()
66 ARMLegalizerInfo::ARMLegalizerInfo(const ARMSubtarget &ST) { in ARMLegalizerInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64StackTaggingPreRA.cpp | 267 SlotWithTag ST{*I}; in findFirstSlotCandidate() local
321 SlotWithTag ST{*I}; in findFirstSlotCandidate() local
332 SlotWithTag ST{*I}; in findFirstSlotCandidate() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/DebugInfo/PDB/Native/ |
| H A D | NativeSourceFile.cpp | 20 auto ST = Session.getPDBFile().getStringTable(); in getFileName() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86EvexToVex.cpp | 89 const X86Subtarget *ST = nullptr; member in __anone2702b1a0111::EvexToVexInstPass
150 const X86Subtarget *ST) { in performCustomAdjustments()
|
| H A D | X86TargetTransformInfo.h | 32 const X86Subtarget *ST; variable
|