Searched defs:SRL (Results 1 – 10 of 10) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
| H A D | LanaiAluCode.h | 36 SRL = 0x27, enumerator
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.h | 165 SRL, enumerator
|
| /netbsd-src/sys/external/bsd/sljit/dist/sljit_src/ |
| H A D | sljitNativeSPARC_common.c | 160 #define SRL (OPC1(0x2) | OPC3(0x26)) macro
|
| H A D | sljitNativeMIPS_common.c | 164 #define SRL (HI(0) | LO(2)) macro
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 649 SRL, enumerator
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/TableGen/ |
| H A D | Record.h | 808 enum BinaryOp : uint8_t { ADD, SUB, MUL, AND, OR, XOR, SHL, SRA, SRL, LISTCONCAT, enumerator
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 2724 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 12554 SDValue SRL = DAG.getNode(X86ISD::VSRLI, DL, RotateVT, V1, in lowerShuffleAsBitRotate() local
28099 SDValue SRL = getTargetVShiftByConstNode(X86ISD::VSRLI, dl, ShiftVT, R, in LowerScalarImmediateShift() local
28913 SDValue SRL = DAG.getNode(ISD::SRL, DL, VT, R, AmtR); in LowerRotate() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 13422 SDValue SRL = OR->getOperand(0); in PerformORCombineToSMULWBT() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 11663 SDValue SRL = N0; in ReduceLoadWidth() local
|