| /freebsd-src/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCRegisterInfo.cpp | 37 const uint16_t *SRI = SubRegIndices + get(Reg).SubRegIndices; getSubReg() local
51 const uint16_t *SRI = SubRegIndices + get(Reg).SubRegIndices; getSubRegIndex() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyCFGSort.cpp | 223 SortRegionInfo SRI(MLI, WEI); in sortBlocks() local
|
| H A D | WebAssemblyCFGStackify.cpp | 402 SortRegionInfo SRI(MLI, WEI); placeLoopMarker() local
472 SortRegionInfo SRI(MLI, WEI); placeTryMarker() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCChecker.cpp | 82 for (MCRegAliasIterator SRI(R, &RI, RI.subregs(R).empty()); SRI.isValid(); in initReg() local
148 for (MCRegAliasIterator SRI(R, &RI, RI.subregs(R).empty()); SRI.isValid(); in init() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNSchedStrategy.cpp | 122 initCandidate(SchedCandidate & Cand,SUnit * SU,bool AtTop,const RegPressureTracker & RPTracker,const SIRegisterInfo * SRI,unsigned SGPRPressure,unsigned VGPRPressure) initCandidate() argument
211 const SIRegisterInfo *SRI = static_cast<const SIRegisterInfo*>(TRI); pickNodeFromQueue() local
1277 const SIRegisterInfo *SRI = static_cast<const SIRegisterInfo *>(DAG.TRI); collectRematerializableInstructions() local
|
| H A D | AMDGPUMachineCFGStructurizer.cpp | 2058 for (auto SRI = PHIInfo.sources_begin(DestReg); SRI != SE; ++SRI) { prunePHIInfo() local
2069 for (auto SRI = PHIInfo.sources_begin(DestReg); SRI != SE; ++SRI) { prunePHIInfo() local
2101 for (auto SRI = PHIInfo.sources_begin(DestReg); SRI != SE; ++SRI) { createEntryPHI() local
2106 auto SRI = PHIInfo.sources_begin(DestReg); createEntryPHI() local
2117 for (auto SRI = PHIInfo.sources_begin(DestReg); SRI != SE; ++SRI) { createEntryPHI() local
2217 auto SRI = PHIInfo.sources_begin(DestReg); resolvePHIInfos() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | VirtRegMap.cpp | 323 LiveInterval::const_iterator &SRI = RangeIterPair.second; in addLiveInsForSubRanges() local
|
| /freebsd-src/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | CodeGenRegisters.cpp | |
| H A D | RegisterInfoEmitter.cpp | 1869 OS << "\tAllSuperRegsCovered: " << SRI.AllSuperRegsCovered << '\n'; in debugDump() local
|
| H A D | GlobalISelMatchTable.h | |
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/LiveDebugValues/ |
| H A D | InstrRefBasedImpl.cpp | 1929 for (MCSubRegIndexIterator SRI(SrcRegNum, TRI); SRI.isValid(); ++SRI) { performCopy() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 5893 unsigned SRI; Select() local
|