/openbsd-src/gnu/llvm/llvm/lib/Target/Lanai/ |
H A D | LanaiSelectionDAGInfo.cpp | 21 SDValue LanaiSelectionDAGInfo::EmitTargetCodeForMemcpy( in EmitTargetCodeForMemcpy() argument
|
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
H A D | InstrEmitter.cpp | 86 DenseMap<SDValue, Register> &VRBaseMap) { in EmitCopyFromReg() 190 DenseMap<SDValue, Register> &VRBaseMap) { in CreateVirtualRegisters() 269 DenseMap<SDValue, Register> &VRBaseMap) { in getVR() 297 DenseMap<SDValue, Register> &VRBaseMap, in AddRegisterOperand() 375 DenseMap<SDValue, Register> &VRBaseMap, in AddOperand() 476 DenseMap<SDValue, Register> &VRBaseMap, in EmitSubregNode() 610 DenseMap<SDValue, Register> &VRBaseMap) { in EmitCopyToRegClassNode() 630 DenseMap<SDValue, Register> &VRBaseMap, in EmitRegSequence() 679 DenseMap<SDValue, Register> &VRBaseMap) { in EmitDbgValue() 731 DenseMap<SDValue, Register> &VRBaseMap) { in AddDbgValueLocationOps() [all …]
|
H A D | InstrEmitter.h | 143 DenseMap<SDValue, Register> &VRBaseMap) { in EmitNode()
|
H A D | ScheduleDAGSDNodes.cpp | 738 DenseMap<SDValue, Register> &VRBaseMap, unsigned Order) { in ProcessSDDbgValues() 783 DenseMap<SDValue, Register> &VRBaseMap, in ProcessSourceNode() 862 DenseMap<SDValue, Register> &VRBaseMap) -> MachineInstr * { in EmitSchedule()
|
H A D | SelectionDAGISel.cpp | 2550 const SmallVectorImpl<std::pair<SDValue, SDNode *>> &RecordedNodes) { in CheckSame() 2560 const SmallVectorImpl<std::pair<SDValue, SDNode *>> &RecordedNodes, in CheckChildSame() 2704 SmallVectorImpl<std::pair<SDValue, SDNode*>> &RecordedNodes) { in IsPredicateKnownToFail() 2814 SmallVectorImpl<std::pair<SDValue, SDNode *>> &RN, in MatchStateUpdater()
|
H A D | StatepointLowering.cpp | 522 DenseMap<SDValue, int> &LowerAsVReg, in lowerStatepointMetaArgs()
|
H A D | SelectionDAGBuilder.cpp | 7476 SmallVector<SDValue, 7> &OpValues) { in visitVPLoad() 7502 SmallVector<SDValue, 7> &OpValues) { in visitVPGather() 7543 SmallVector<SDValue, 7> &OpValues) { in visitVPStore() 7565 SmallVector<SDValue, 7> &OpValues) { in visitVPScatter()
|
H A D | SelectionDAG.cpp | 6951 SmallVector<SDValue, 32> &OutChains, unsigned From, in chainLoadsAndStoresForMemcpy()
|
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
H A D | SelectionDAGISel.h | 28 class SDValue; variable 290 SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) { in CheckComplexPattern()
|
H A D | TargetLowering.h | 3546 virtual bool getPreIndexedAddressParts(SDNode * /*N*/, SDValue &/*Base*/, in getPreIndexedAddressParts() argument 3557 SDValue &/*Base*/, in getPostIndexedAddressParts() argument 4036 virtual bool IsDesirableToPromoteOp(SDValue /*Op*/, EVT &/*PVT*/) const { in IsDesirableToPromoteOp() argument 4159 virtual SDValue LowerFormalArguments( in LowerFormalArguments() argument 4162 SelectionDAG & /*DAG*/, SmallVectorImpl<SDValue> & /*InVals*/) const { in LowerFormalArguments() 4393 SmallVectorImpl<SDValue> &/*InVals*/) const { in LowerCall() 4415 virtual SDValue LowerReturn(SDValue /*Chain*/, CallingConv::ID /*CallConv*/, in LowerReturn() argument 4418 const SmallVectorImpl<SDValue> & /*OutVals*/, in LowerReturn() 4429 virtual bool isUsedByReturnOnly(SDNode *, SDValue &/*Chain*/) const { in isUsedByReturnOnly() argument 4556 SmallVectorImpl<SDValue> &/*Results*/, in ReplaceNodeResults()
|
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.h | 816 bool hasAndNotCompare(SDValue) const override { in hasAndNotCompare() argument
|
H A D | PPCISelLowering.cpp | 5493 buildCallOperands(SmallVectorImpl<SDValue> &Ops, in buildCallOperands() argument 5577 SmallVector<std::pair<unsigned, SDValue>, 8> &RegsToPass, SDValue Glue, in FinishCall() argument
|
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.h | 1421 bool shouldScalarizeBinop(SDValue) const override; in shouldScalarizeBinop() argument
|
H A D | X86ISelLowering.cpp | 50200 auto AVGSplitter = [&](std::array<SDValue, 2> Ops) { in detectAVGPattern()
|
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 8806 SmallVector<std::pair<SDValue, SDValue>, 16> &WorkList) { in isOrXorChain() argument
|