Home
last modified time | relevance | path

Searched defs:SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK (Results 1 – 9 of 9) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h418 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK … macro
H A Dsdma0_4_0_sh_mask.h419 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000L macro
H A Dsdma0_4_2_sh_mask.h419 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK … macro
H A Dsdma0_4_2_2_sh_mask.h425 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK … macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h879 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000 macro
H A Doss_2_4_sh_mask.h949 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000 macro
H A Doss_3_0_1_sh_mask.h967 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000 macro
H A Doss_3_0_sh_mask.h1473 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000 macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h115 #define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK … macro