| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64MIPeepholeOpt.cpp | 151 splitBitmaskImm(T Imm,unsigned RegSize,T & Imm1Enc,T & Imm2Enc) splitBitmaskImm() argument
204 __anon60fd32f40202(T Imm, unsigned RegSize, T &Imm0, T &Imm1) visitAND() argument
330 splitAddSubImm(T Imm,unsigned RegSize,T & Imm0,T & Imm1) splitAddSubImm() argument
375 __anon60fd32f40402(T Imm, unsigned RegSize, T &Imm0, T &Imm1) visitADDSUB() argument
412 __anon60fd32f40602(T Imm, unsigned RegSize, T &Imm0, T &Imm1) visitADDSSUBS() argument
488 unsigned RegSize = sizeof(T) * 8; splitTwoPartImm() local
[all...] |
| H A D | AArch64FastISel.cpp | 1670 unsigned RegSize; emitLogicalOp_ri() local
4102 unsigned RegSize = Is64Bit ? 64 : 32; emitLSL_ri() local
4205 unsigned RegSize = Is64Bit ? 64 : 32; emitLSR_ri() local
4321 unsigned RegSize = Is64Bit ? 64 : 32; emitASR_ri() local
[all...] |
| H A D | AArch64FrameLowering.cpp | 3322 auto RegSize = TRI->getRegSizeInBits(Reg, MRI) / 8; determineCalleeSaves() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFrameLowering.cpp | 127 unsigned RegSize = TRI.getSpillSize(*TRI.getMinimalPhysRegClass(*R)); in estimateStackSize() local
|
| H A D | MipsSEFrameLowering.cpp | 198 unsigned RegSize) { in expandLoadACC() argument
223 unsigned RegSize) { in expandStoreACC() argument
|
| H A D | MipsCallLowering.cpp | 413 unsigned RegSize = 4; in lowerFormalArguments() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TileConfig.cpp | 179 unsigned RegSize = TRI->getRegSizeInBits(*MRI.getRegClass(R)); INITIALIZE_PASS_DEPENDENCY() local
|
| H A D | X86InstrInfo.cpp | 7559 unsigned RegSize = TRI.getRegSizeInBits(*RC); isNonFoldablePartialRegisterLoad() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfExpression.cpp | 138 unsigned RegSize = TRI.getRegSizeInBits(*RC); addMachineReg() local
291 unsigned RegSize = 0; addMachineRegExpression() local
|
| /freebsd-src/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | InfoByHwMode.h | |
| H A D | RegisterInfoEmitter.cpp | 1065 uint32_t RegSize = 0; runMCDesc() local
|
| /freebsd-src/contrib/llvm-project/clang/lib/Basic/Targets/ |
| H A D | X86.h | 240 validateGlobalRegisterVariable(StringRef RegName,unsigned RegSize,bool & HasSizeMismatch) validateGlobalRegisterVariable() argument
794 validateGlobalRegisterVariable(StringRef RegName,unsigned RegSize,bool & HasSizeMismatch) validateGlobalRegisterVariable() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYFrameLowering.cpp | 429 auto RegSize = TRI->getRegSizeInBits(Reg, MRI) / 8; in determineCalleeSaves() local
|
| /freebsd-src/contrib/llvm-project/clang/lib/CodeGen/Targets/ |
| H A D | AArch64.cpp | 565 int RegSize = IsIndirect ? 8 : TySize.getQuantity(); EmitAAPCSVAArg() local
|
| H A D | PPC.cpp | 454 CharUnits RegSize = CharUnits::fromQuantity((isInt || IsSoftFloatABI) ? 4 : 8); EmitVAArg() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZFrameLowering.cpp | 1034 unsigned RegSize = 8; assignCalleeSavedSpillSlots() local
1496 const unsigned RegSize = MF.getDataLayout().getPointerSize(); determineFrameLayout() local
|
| H A D | SystemZInstrInfo.cpp | 931 unsigned RegSize = 0; global() member
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AddressingModes.h | 213 static inline bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, in processLogicalImmediate()
|
| /freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 241 unsigned RegSize, SpillSize, SpillAlignment; global() member
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | Utils.cpp | 496 unsigned RegSize = RegTy.getSizeInBits(); extractParts() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFrameLowering.cpp | 558 int RegSize; sizeOfSPAdjustment() local
|
| /freebsd-src/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | TargetInfo.h | 1152 validateGlobalRegisterVariable(StringRef RegName,unsigned RegSize,bool & HasSizeMismatch) validateGlobalRegisterVariable() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 857 unsigned RegSize = RegVT.getSizeInBits(); LowerFormalArguments() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 4528 unsigned RegSize = Ty.getSizeInBits(); emitTST() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 326 unsigned RegSize = Ty.getSizeInBits(); isLoadStoreSizeLegal() local
|