Home
last modified time | relevance | path

Searched defs:RegLo (Results 1 – 7 of 7) sorted by relevance

/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp468 Register RegLo = VA.getLocReg(); LowerReturn() local
585 Register RegLo = VA.getLocReg(); LowerCall() local
[all...]
/llvm-project/llvm/lib/Target/ARM/
H A DARMExpandPseudoInsts.cpp1928 Register RegLo = TRI->getSubReg(Reg.getReg(), ARM::gsub_0); addExclusiveRegPair() local
/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp2847 int64_t RegLo, RegHi; ParseRegRange() local
/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp2452 Register RegLo = RI.getSubReg(Reg, AMDGPU::sub0); expandPostRAPseudo() local
H A DSIISelLowering.cpp5232 Register RegLo = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass); EmitInstrWithCustomInserter() local
/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp19916 Register RegLo = VA.getLocReg(); LowerCall() local
20188 Register RegLo = VA.getLocReg(); LowerReturn() local
/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp4346 Register RegLo = MF.addLiveIn(VA.getLocReg(), RC); LowerFormalArguments_32SVR4() local