Searched defs:RSrc (Results 1 – 4 of 4) sorted by relevance
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPULegalizerInfo.cpp | 5817 Register RSrc = MI.getOperand(2).getReg(); legalizeBufferStore() local 5891 buildBufferLoad(unsigned Opc,Register LoadDstReg,Register RSrc,Register VIndex,Register VOffset,Register SOffset,unsigned ImmOffset,unsigned Format,unsigned AuxiliaryData,MachineMemOperand * MMO,bool IsTyped,bool HasVIndex,MachineIRBuilder & B) buildBufferLoad() argument 5934 Register RSrc = MI.getOperand(2 + OpOffset).getReg(); legalizeBufferLoad() local 6171 Register RSrc = MI.getOperand(3 + OpOffset).getReg(); legalizeBufferAtomic() local [all...] |
H A D | AMDGPURegisterBankInfo.cpp | 1385 Register RSrc = MI.getOperand(1).getReg(); applyMappingSBufferLoad() local
|
H A D | AMDGPUInstructionSelector.cpp | 5021 Register RSrc = MRI.createVirtualRegister(&AMDGPU::SGPR_128RegClass); buildRSRC() local
|
H A D | SIInstrInfo.cpp | 434 BaseOps.push_back(RSrc); in getMemOperandsWithOffsetWidth() local
|