Home
last modified time | relevance | path

Searched defs:REG (Results 1 – 25 of 57) sorted by relevance

123

/dflybsd-src/contrib/gcc-8.0/gcc/
H A Dregset.h75 #define CLEAR_REGNO_REG_SET(HEAD, REG) bitmap_clear_bit (HEAD, REG) argument
78 #define SET_REGNO_REG_SET(HEAD, REG) bitmap_set_bit (HEAD, REG) argument
81 #define REGNO_REG_SET_P(TO, REG) bitmap_bit_p (TO, REG) argument
H A Ddf.h727 #define DF_REG_DEF_GET(REG) (df->def_regs[(REG)]) argument
728 #define DF_REG_DEF_CHAIN(REG) (df->def_regs[(REG)]->reg_chain) argument
729 #define DF_REG_DEF_COUNT(REG) (df->def_regs[(REG)]->n_refs) argument
730 #define DF_REG_USE_GET(REG) (df->use_regs[(REG)]) argument
731 #define DF_REG_USE_CHAIN(REG) (df->use_regs[(REG)]->reg_chain) argument
732 #define DF_REG_USE_COUNT(REG) (df->use_regs[(REG)]->n_refs) argument
733 #define DF_REG_EQ_USE_GET(REG) (df->eq_use_regs[(REG)]) argument
734 #define DF_REG_EQ_USE_CHAIN(REG) (df->eq_use_regs[(REG)]->reg_chain) argument
735 #define DF_REG_EQ_USE_COUNT(REG) (df->eq_use_regs[(REG)]->n_refs) argument
/dflybsd-src/contrib/gcc-4.7/gcc/
H A Dregset.h78 #define CLEAR_REGNO_REG_SET(HEAD, REG) bitmap_clear_bit (HEAD, REG) argument
81 #define SET_REGNO_REG_SET(HEAD, REG) bitmap_set_bit (HEAD, REG) argument
84 #define REGNO_REG_SET_P(TO, REG) bitmap_bit_p (TO, REG) argument
H A Ddf.h703 #define DF_REG_DEF_GET(REG) (df->def_regs[(REG)]) argument
704 #define DF_REG_DEF_CHAIN(REG) (df->def_regs[(REG)]->reg_chain) argument
705 #define DF_REG_DEF_COUNT(REG) (df->def_regs[(REG)]->n_refs) argument
706 #define DF_REG_USE_GET(REG) (df->use_regs[(REG)]) argument
707 #define DF_REG_USE_CHAIN(REG) (df->use_regs[(REG)]->reg_chain) argument
708 #define DF_REG_USE_COUNT(REG) (df->use_regs[(REG)]->n_refs) argument
709 #define DF_REG_EQ_USE_GET(REG) (df->eq_use_regs[(REG)]) argument
710 #define DF_REG_EQ_USE_CHAIN(REG) (df->eq_use_regs[(REG)]->reg_chain) argument
711 #define DF_REG_EQ_USE_COUNT(REG) (df->eq_use_regs[(REG)]->n_refs) argument
/dflybsd-src/sys/dev/pccard/pccbb/
H A Dpccbb_pci.c108 #define PCI_MASK_CONFIG(DEV,REG,MASK,SIZE) \ argument
110 #define PCI_MASK2_CONFIG(DEV,REG,MASK1,MASK2,SIZE) \ argument
/dflybsd-src/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_ipp.c30 #define REG(reg) \ macro
H A Ddcn10_opp.c30 #define REG(reg) \ macro
H A Ddcn10_cm_common.c32 #define REG(reg) reg macro
H A Ddcn10_hubbub.c35 #define REG(reg)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/bios/
H A Dbios_parser_helper.c50 #define REG(reg)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/gpio/dce120/
H A Dhw_translate_dce120.c51 #define REG(reg_name)\ macro
H A Dhw_factory_dce120.c60 #define REG(reg_name)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/gpio/dcn10/
H A Dhw_translate_dcn10.c51 #define REG(reg_name)\ macro
H A Dhw_factory_dcn10.c56 #define REG(reg_name)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/dce120/
H A Ddce120_hw_sequencer.c42 #define REG(reg)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/gpio/dce80/
H A Dhw_factory_dce80.c39 #define REG(reg_name)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/gpio/
H A Dhw_ddc.c42 #define REG(reg)\ macro
H A Dhw_hpd.c41 #define REG(reg)\ macro
H A Dhw_gpio.c39 #define REG(reg)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/gpio/dce110/
H A Dhw_factory_dce110.c39 #define REG(reg_name)\ macro
/dflybsd-src/sys/bus/pci/
H A Dpci.c514 #define REG(n, w) PCIB_READ_CONFIG(pcib, b, s, f, n, w) in pci_hdrtypedata() macro
537 #define REG(n, w) PCIB_READ_CONFIG(pcib, b, s, f, n, w) in pci_read_device() macro
643 #define REG(n, w) \ in pci_read_cap_pmgt() macro
677 #define REG(n, w) \ in pci_read_cap_ht() macro
720 #define REG(n, w) \ in pci_read_cap_msi() macro
735 #define REG(n, w) \ in pci_read_cap_msix() macro
767 #define REG(n, w) \ in pci_read_cap_subvendor() macro
827 #define REG(n, w) \ in pci_read_cap_express() macro
854 #define REG(n, w) PCIB_READ_CONFIG(pcib, cfg->bus, cfg->slot, cfg->func, n, w) in pci_read_capabilities() macro
3076 #define REG(n, w) PCIB_READ_CONFIG(pcib, busno, s, f, n, w) in pci_add_children() macro
/dflybsd-src/sys/dev/drm/amd/display/dc/dce/
H A Ddce_ipp.c30 #define REG(reg) \ macro
H A Ddce_hwseq.c33 #define REG(reg)\ macro
H A Ddce_opp.c33 #define REG(reg)\ macro
/dflybsd-src/sys/dev/drm/amd/display/dc/i2caux/dce110/
H A Daux_engine_dce110.c48 #define REG(reg_name)\ macro

123