| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonEarlyIfConv.cpp | 131 unsigned PredR = 0; member
253 Register PredR = T1I->getOperand(0).getReg(); in matchFlowPattern() local
709 predicateInstr(MachineBasicBlock * ToB,MachineBasicBlock::iterator At,MachineInstr * MI,unsigned PredR,bool IfTrue) predicateInstr() argument
760 predicateBlockNB(MachineBasicBlock * ToB,MachineBasicBlock::iterator At,MachineBasicBlock * FromB,unsigned PredR,bool IfTrue) predicateBlockNB() argument
777 buildMux(MachineBasicBlock * B,MachineBasicBlock::iterator At,const TargetRegisterClass * DRC,unsigned PredR,unsigned TR,unsigned TSR,unsigned FR,unsigned FSR) buildMux() argument
[all...] |
| H A D | HexagonGenMux.cpp | 92 unsigned PredR = 0; global() member
108 unsigned DefR, PredR; global() member
|
| H A D | HexagonExpandCondsets.cpp | 769 getReachingDefForPred(RegisterRef RD,MachineBasicBlock::iterator UseIt,unsigned PredR,bool Cond) getReachingDefForPred() argument
933 renameInRange(RegisterRef RO,RegisterRef RN,unsigned PredR,bool Cond,MachineBasicBlock::iterator First,MachineBasicBlock::iterator Last) renameInRange() argument
982 Register PredR = MP.getReg(); predicate() local
[all...] |
| H A D | HexagonHardwareLoops.cpp | 464 Register PredR; findInductionRegister() local
1333 Register PredR = CmpI->getOperand(0).getReg(); orderBumpCompare() local
1896 Register PredR = PN->getOperand(i).getReg(); createPreheaderForLoop() local
|
| H A D | HexagonISelLowering.cpp | 378 Register PredR = MRI.createVirtualRegister(&Hexagon::PredRegsRegClass); LowerCallResult() local
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 200 /// and PredR are their predicates, respectively. in getMaskedTypeForICmpPair() argument
330 foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed(ICmpInst * LHS,ICmpInst * RHS,bool IsAnd,Value * A,Value * B,Value * C,Value * D,Value * E,ICmpInst::Predicate PredL,ICmpInst::Predicate PredR,InstCombiner::BuilderTy & Builder) foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed() argument
452 foldLogOpOfMaskedICmpsAsymmetric(ICmpInst * LHS,ICmpInst * RHS,bool IsAnd,Value * A,Value * B,Value * C,Value * D,Value * E,ICmpInst::Predicate PredL,ICmpInst::Predicate PredR,unsigned LHSMask,unsigned RHSMask,InstCombiner::BuilderTy & Builder) foldLogOpOfMaskedICmpsAsymmetric() argument
487 ICmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); foldLogOpOfMaskedICmps() local
927 foldNegativePower2AndShiftedMask(Value * A,Value * B,Value * D,Value * E,ICmpInst::Predicate PredL,ICmpInst::Predicate PredR,InstCombiner::BuilderTy & Builder) foldNegativePower2AndShiftedMask() argument
1316 FCmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); matchIsFiniteTest() local
1334 FCmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); foldLogicOfFCmps() local
3240 ICmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); foldAndOrOfICmps() local
4053 ICmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); foldXorOfICmps() local
[all...] |
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | EarlyCSE.cpp | 454 CmpInst::Predicate PredL, PredR; isEqualImpl() local
|
| /llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanRecipes.cpp | 1688 if (auto *PredR = dyn_cast<VPPredInstPHIRecipe>(U)) shouldPack() local
|
| /llvm-project/polly/lib/Analysis/ |
| H A D | ScopBuilder.cpp | 709 auto *PredR = RI.getRegionFor(PredBB); in getPredecessorDomainConstraints() local
|
| /llvm-project/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 1871 FCmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); simplifyAndOrOfFCmps() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 7116 CmpInst::Predicate PredR = Cmp2->getCond(); tryFoldLogicOfFCmps() local
|