Home
last modified time | relevance | path

Searched defs:PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT (Results 1 – 8 of 8) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h5619 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT 0x00000001 macro
H A Dgfx_7_2_sh_mask.h5672 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT 0x1 macro
H A Dgfx_8_1_sh_mask.h6994 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT 0x1 macro
H A Dgfx_8_0_sh_mask.h6460 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT 0x1 macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1632 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h1458 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT … macro
H A Dgc_9_1_sh_mask.h1495 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h7148 #define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT … macro