Home
last modified time | relevance | path

Searched defs:Op1 (Results 1 – 25 of 162) sorted by relevance

1234567

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/Disassembler/
H A DXCoreDisassembler.cpp240 Decode2OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2) { in Decode2OpInstruction()
258 Decode3OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2, in Decode3OpInstruction()
346 unsigned Op1, Op2; in Decode2RInstruction() local
359 unsigned Op1, Op2; in Decode2RImmInstruction() local
372 unsigned Op1, Op2; in DecodeR2RInstruction() local
385 unsigned Op1, Op2; in Decode2RSrcDstInstruction() local
399 unsigned Op1, Op2; in DecodeRUSInstruction() local
412 unsigned Op1, Op2; in DecodeRUSBitpInstruction() local
425 unsigned Op1, Op2; in DecodeRUSSrcDstBitpInstruction() local
510 unsigned Op1, Op2; in DecodeL2RInstruction() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DSelectionDAGTargetInfo.h52 SDValue Chain, SDValue Op1, in EmitTargetCodeForMemcpy()
68 SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, in EmitTargetCodeForMemmove()
81 SDValue Chain, SDValue Op1, in EmitTargetCodeForMemset()
94 SDValue Op1, SDValue Op2, SDValue Op3, in EmitTargetCodeForMemcmp()
131 SDValue Op1, SDValue Op2, in EmitTargetCodeForStrcmp()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/
H A DInstructionSimplify.cpp300 BinaryOperator *Op1 = dyn_cast<BinaryOperator>(RHS); in SimplifyAssociativeBinOp() local
597 Value *&Op0, Value *&Op1, in foldOrCommuteConstant()
612 static Value *SimplifyAddInst(Value *Op0, Value *Op1, bool IsNSW, bool IsNUW, in SimplifyAddInst()
676 Value *llvm::SimplifyAddInst(Value *Op0, Value *Op1, bool IsNSW, bool IsNUW, in SimplifyAddInst()
731 static Value *SimplifySubInst(Value *Op0, Value *Op1, bool isNSW, bool isNUW, in SimplifySubInst()
859 Value *llvm::SimplifySubInst(Value *Op0, Value *Op1, bool isNSW, bool isNUW, in SimplifySubInst()
866 static Value *SimplifyMulInst(Value *Op0, Value *Op1, const SimplifyQuery &Q, in SimplifyMulInst()
920 Value *llvm::SimplifyMulInst(Value *Op0, Value *Op1, const SimplifyQuery &Q) { in SimplifyMulInst()
926 static Value *simplifyDivRem(Value *Op0, Value *Op1, bool IsDiv, in simplifyDivRem()
1045 static Value *simplifyDiv(Instruction::BinaryOps Opcode, Value *Op0, Value *Op1, in simplifyDiv()
[all …]
H A DOverflowInstAnalysis.cpp22 bool llvm::isCheckForZeroAndMulWithOverflow(Value *Op0, Value *Op1, bool IsAnd, in isCheckForZeroAndMulWithOverflow()
68 bool llvm::isCheckForZeroAndMulWithOverflow(Value *Op0, Value *Op1, in isCheckForZeroAndMulWithOverflow()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/
H A DInstCombineMulDivRem.cpp156 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitMul() local
400 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in foldFPSignBitOps() local
450 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitFMul() local
724 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in commonIDivTransforms() local
887 static Instruction *foldUDivPow2Cst(Value *Op0, Value *Op1, in foldUDivPow2Cst()
901 static Instruction *foldUDivShl(Value *Op0, Value *Op1, const BinaryOperator &I, in foldUDivShl()
927 static size_t visitUDivOperand(Value *Op0, Value *Op1, const BinaryOperator &I, in visitUDivOperand()
1013 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitUDiv() local
1107 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitSDiv() local
1280 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in foldFDivPowDivisor() local
[all …]
H A DInstCombineAndOrXor.cpp1225 Value *Op0 = LHS->getOperand(0), *Op1 = LHS->getOperand(1); in foldAndOfICmps() local
1493 Value *Op0 = BO.getOperand(0), *Op1 = BO.getOperand(1), *X; in reassociateFCmps() local
1611 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in foldCastedBitwiseLogic() local
1677 Value *Op1 = I.getOperand(1); in foldAndToXor() local
1703 Value *Op1 = I.getOperand(1); in foldOrToXor() local
1748 Value *Op0 = And.getOperand(0), *Op1 = And.getOperand(1); in narrowMaskedBinOp() local
1813 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitAnd() local
2217 Value *Op0 = Or.getOperand(0), *Op1 = Or.getOperand(1); in matchOrConcat() local
2657 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitOr() local
2986 Value *Op1 = I.getOperand(1); in foldXorToXor() local
[all …]
H A DInstCombineShifts.cpp373 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in commonShiftTransforms() local
662 Instruction *InstCombinerImpl::FoldShiftByConstant(Value *Op0, Constant *Op1, in FoldShiftByConstant()
907 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitShl() local
1049 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitLShr() local
1271 Value *Op0 = I.getOperand(0), *Op1 = I.getOperand(1); in visitAShr() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/MCTargetDesc/
H A DLanaiMCCodeEmitter.cpp189 const MCOperand Op1 = Inst.getOperand(OpNo + 0); in getRiMemoryOpValue() local
221 const MCOperand Op1 = Inst.getOperand(OpNo + 0); in getRrMemoryOpValue() local
260 const MCOperand Op1 = Inst.getOperand(OpNo + 0); in getSplsOpValue() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64ExpandImm.h24 uint64_t Op1; member
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/
H A DMachineIRBuilder.h488 const SrcOp &Op1) { in buildPtrMask()
521 const SrcOp &Op0, const SrcOp &Op1) { in buildUAddo()
527 const SrcOp &Op0, const SrcOp &Op1) { in buildUSubo()
533 const SrcOp &Op0, const SrcOp &Op1) { in buildSAddo()
539 const SrcOp &Op0, const SrcOp &Op1) { in buildSSubo()
558 const SrcOp &Op0, const SrcOp &Op1, in buildUAdde()
566 const SrcOp &Op0, const SrcOp &Op1, in buildUSube()
574 const SrcOp &Op0, const SrcOp &Op1, in buildSAdde()
582 const SrcOp &Op0, const SrcOp &Op1, in buildSSube()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/
H A DConstraintElimination.cpp57 Value *Op0, *Op1; in decompose() local
100 Value *Op1; in decompose() local
128 getConstraint(CmpInst::Predicate Pred, Value *Op0, Value *Op1, in getConstraint()
287 Value *Op0, *Op1; in eliminateConstraints() local
/netbsd-src/sys/external/bsd/acpica/dist/compiler/
H A Dasltree.c542 ACPI_PARSE_OBJECT *Op1, in TrLinkPeerOp()
679 ACPI_PARSE_OBJECT *Op1, in TrLinkChildOp()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DDFAPacketizer.cpp282 bool VLIWPacketizerList::alias(const MachineMemOperand &Op1, in alias()
307 for (const MachineMemOperand *Op1 : MI1.memoperands()) in alias() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Utils/
H A DAArch64BaseInfo.cpp142 uint32_t Op0 = 0, Op1 = 0, CRn = 0, CRm = 0, Op2 = 0; in parseGenericRegister() local
157 uint32_t Op1 = (Bits >> 11) & 0x7; in genericRegisterString() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86RegisterBankInfo.cpp214 auto &Op1 = MI.getOperand(1); in getInstrMapping() local
243 auto &Op1 = MI.getOperand(1); in getInstrMapping() local
H A DX86InstCombineIntrinsic.cpp537 Value *Op1 = II.getArgOperand(1); in simplifyX86addcarry() local
711 static Value *simplifyX86insertq(IntrinsicInst &II, Value *Op0, Value *Op1, in simplifyX86insertq()
1467 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
1532 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
1568 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
1613 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/
H A DLanaiMemAluCombiner.cpp170 bool isSameOperand(const MachineOperand &Op1, const MachineOperand &Op2) { in isSameOperand()
293 MachineOperand &Op1 = AluIter->getOperand(1); in isSuitableAluInstr() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonSplitDouble.cpp344 const MachineOperand &Op1 = MI->getOperand(1); in profit() local
700 MachineOperand &Op1 = MI->getOperand(1); in splitImmediate() local
727 MachineOperand &Op1 = MI->getOperand(1); in splitCombine() local
757 MachineOperand &Op1 = MI->getOperand(1); in splitExt() local
779 MachineOperand &Op1 = MI->getOperand(1); in splitShift() local
903 MachineOperand &Op1 = MI->getOperand(1); in splitAslOr() local
/netbsd-src/sys/arch/arm/samsung/
H A Dsmc.h63 #define SMC_REG_ID_CP15(CRn, Op1, CRm, Op2) \ argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstCombineIntrinsic.cpp170 bool GCNTTIImpl::canSimplifyLegacyMulToMul(const Value *Op0, const Value *Op1, in canSimplifyLegacyMulToMul()
807 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
853 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
873 Value *Op1 = II.getArgOperand(1); in instCombineIntrinsic() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeFloatTypes.cpp1003 SDValue Op1 = N->getOperand(IsStrict ? 2 : 1); in SoftenFloatOp_SETCC() local
2118 SDValue Op1 = GetPromotedFloat(N->getOperand(1)); in PromoteFloatOp_FCOPYSIGN() local
2166 SDValue Op1 = GetPromotedFloat(N->getOperand(1)); in PromoteFloatOp_SETCC() local
2392 SDValue Op1 = N->getOperand(1); in PromoteFloatRes_FCOPYSIGN() local
2415 SDValue Op1 = GetPromotedFloat(N->getOperand(1)); in PromoteFloatRes_BinOp() local
2423 SDValue Op1 = GetPromotedFloat(N->getOperand(1)); in PromoteFloatRes_FMAD() local
2434 SDValue Op1 = N->getOperand(1); in PromoteFloatRes_FPOWI() local
2721 SDValue Op1 = GetSoftPromotedHalf(N->getOperand(1)); in SoftPromoteHalfRes_FMAD() local
2739 SDValue Op1 = N->getOperand(1); in SoftPromoteHalfRes_FPOWI() local
2779 SDValue Op1 = GetSoftPromotedHalf(N->getOperand(1)); in SoftPromoteHalfRes_SELECT() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/AggressiveInstCombine/
H A DAggressiveInstCombine.cpp220 Value *Op0, *Op1; in matchAndOrChain() local
329 Value *Op1 = I.getOperand(1); in tryToRecognizePopCount() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/
H A DWebAssemblySelectionDAGInfo.cpp37 SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Op1, SDValue Op2, in EmitTargetCodeForMemmove()
H A DWebAssemblyPeephole.cpp156 MachineOperand &Op1 = MI.getOperand(1); in runOnMachineFunction() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/BPF/MCTargetDesc/
H A DBPFMCCodeEmitter.cpp169 const MCOperand Op1 = MI.getOperand(MemOpStartIndex); in getMemoryOpValue() local

1234567