| /llvm-project/llvm/lib/Target/Lanai/MCTargetDesc/ |
| H A D | LanaiInstPrinter.cpp | 227 if (OffsetOp.isImm()) { in printMemoryImmediateOffset() argument
241 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); printMemRiOperand() local
256 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); printMemRrOperand() local
277 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); printMemSplsOperand() local
[all...] |
| /llvm-project/llvm/lib/Target/AVR/MCTargetDesc/ |
| H A D | AVRInstPrinter.cpp | 178 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); printMemri() local
|
| H A D | AVRMCCodeEmitter.cpp | 141 auto OffsetOp = MI.getOperand(OpNo + 1); encodeMemri() local
|
| /llvm-project/llvm/lib/Target/BPF/MCTargetDesc/ |
| H A D | BPFInstPrinter.cpp | 73 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); printMemOperand() local
|
| /llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegisterInfo.cpp | 123 Register OffsetOp = MRI.createVirtualRegister(PtrRC); eliminateFrameIndex() local
|
| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonOptAddrMode.cpp | 166 const MachineOperand &OffsetOp = MI.getOperand(3); canRemoveAddasl() local
437 MachineOperand OffsetOp = MI->getOperand(getOffsetOpPosition(MI)); processAddUses() local
499 MachineOperand &OffsetOp = UseMI->getOperand(getOffsetOpPosition(UseMI)); updateAddUses() local
|
| H A D | HexagonInstrInfo.cpp | 2050 const MachineOperand &OffsetOp = MI.getOperand(OffsetPos); getIncrementValue() local
3310 const MachineOperand &OffsetOp = MI.getOperand(OffsetPos); getBaseAndOffset() local
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 899 MachineOperand *OffsetOp = TII->getNamedOperand(MI, AMDGPU::OpName::offset); resolveFrameIndex() local
2287 MachineOperand *OffsetOp = eliminateFrameIndex() local
|
| H A D | SIInstrInfo.cpp | 368 const MachineOperand *BaseOp, *OffsetOp; getMemOperandsWithOffsetWidth() local
|
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineVerifier.cpp | 1523 const MachineOperand &OffsetOp = MI->getOperand(2); verifyPreISelGenericInstruction() local
1545 const MachineOperand &OffsetOp = MI->getOperand(3); verifyPreISelGenericInstruction() local
|
| /llvm-project/llvm/include/llvm/IR/ |
| H A D | PatternMatch.h | 1771 OffsetOpTy OffsetOp; global() member
1820 m_PtrAdd(const PointerOpTy & PointerOp,const OffsetOpTy & OffsetOp) m_PtrAdd() argument
|
| /llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 3757 const MCOperand &OffsetOp = Inst.getOperand(StartOp + 2); expandMem16Inst() local
3884 const MCOperand &OffsetOp = Inst.getOperand(StartOp + 2); expandMem9Inst() local
[all...] |
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FrameLowering.cpp | 2326 const MachineOperand &OffsetOp = Pop->getOperand(Pop->getNumOperands() - 1); emitEpilogue() local
|
| H A D | AArch64ISelDAGToDAG.cpp | 1554 ConstantSDNode *OffsetOp = cast<ConstantSDNode>(LD->getOffset()); tryIndexedLoad() local
|
| H A D | AArch64ISelLowering.cpp | 22845 SDValue OffsetOp = Add.getOperand(1); foldIndexIntoBase() local
[all...] |
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 8797 InferPointerInfo(const MachinePointerInfo & Info,SelectionDAG & DAG,SDValue Ptr,SDValue OffsetOp) InferPointerInfo() argument
|
| H A D | DAGCombiner.cpp | 8774 auto OffsetOp = dyn_cast<ConstantSDNode>(Op->getOperand(1)); calculateByteProvider() local
[all...] |