Home
last modified time | relevance | path

Searched defs:NumRegs (Results 1 – 25 of 60) sorted by relevance

123

/llvm-project/clang/lib/CodeGen/Targets/
H A DAMDGPU.cpp62 uint32_t NumRegs = (getContext().getTypeSize(Base) + 31) / 32; isHomogeneousAggregateSmallEnough() local
70 unsigned NumRegs = 0; numRegsForType() local
248 unsigned NumRegs = (Size + 31) / 32; classifyArgumentType() local
263 unsigned NumRegs = numRegsForType(Ty); classifyArgumentType() local
280 unsigned NumRegs = numRegsForType(Ty); classifyArgumentType() local
[all...]
H A DAVR.cpp102 unsigned NumRegs = ParamRegs; in computeInfo() local
H A DPPC.cpp471 llvm::Value *NumRegs = Builder.CreateLoad(NumRegsAddr, "numUsedRegs"); EmitVAArg() local
813 uint32_t NumRegs = isHomogeneousAggregateSmallEnough() local
880 uint64_t NumRegs = llvm::alignTo(Bits, RegBits) / RegBits; classifyArgumentType() local
[all...]
/llvm-project/llvm/tools/llvm-reduce/deltas/
H A DReduceRegisterMasks.cpp26 const unsigned NumRegs = TRI->getNumRegs(); in reduceMasksInFunction() local
/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DInlineAsmLowering.cpp108 unsigned NumRegs = 1; in getRegistersForValue() local
499 unsigned NumRegs = OpInfo.Regs.size(); in lowerInlineAsm() local
526 const unsigned NumRegs = OpInfo.Regs.size(); in lowerInlineAsm() local
/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNNSAReassign.cpp111 unsigned NumRegs = Intervals.size(); in tryAssignRegisters() local
144 unsigned NumRegs = Intervals.size(); in scavengeRegs() local
[all...]
H A DSIRegisterInfo.cpp542 getSubRegFromChannel(unsigned Channel,unsigned NumRegs) getSubRegFromChannel() argument
621 unsigned NumRegs = divideCeil(getRegSizeInBits(*RC), 32); getReservedRegs() local
698 unsigned NumRegs = divideCeil(getRegSizeInBits(*RC), 32); getReservedRegs() local
712 unsigned NumRegs = divideCeil(getRegSizeInBits(*RC), 32); getReservedRegs() local
1541 unsigned NumRegs = EltSize / 4; buildSpillLoadStore() local
1604 unsigned NumRegs = RemEltSize / 4; buildSpillLoadStore() local
[all...]
/llvm-project/bolt/include/bolt/Passes/
H A DLivenessAnalysis.h68 const uint16_t NumRegs; variable
H A DStokeInfo.h110 uint16_t NumRegs; variable
/llvm-project/llvm/lib/CodeGen/
H A DLiveVariables.cpp410 HandleRegMask(const MachineOperand & MO,unsigned NumRegs) HandleRegMask() argument
484 runOnInstr(MachineInstr & MI,SmallVectorImpl<unsigned> & Defs,unsigned NumRegs) runOnInstr() argument
545 runOnBlock(MachineBasicBlock * MBB,unsigned NumRegs) runOnBlock() argument
603 const unsigned NumRegs = TRI->getNumSupportedRegs(mf); runOnMachineFunction() local
[all...]
H A DRegisterClassInfo.cpp131 unsigned NumRegs = RC->getNumRegs(); compute() local
H A DCFIInstrInserter.cpp154 unsigned NumRegs = TRI.getNumSupportedRegs(MF); calculateCFAInfo() local
184 unsigned NumRegs = TRI.getNumSupportedRegs(*MF); calculateOutgoingCFAInfo() local
H A DRDFRegisters.cpp144 unsigned NumRegs = TRI.getNumRegs(); in getUnits() local
H A DVirtRegMap.cpp79 unsigned NumRegs = MF->getRegInfo().getNumVirtRegs(); grow() local
/llvm-project/llvm/include/llvm/CodeGen/
H A DRegisterClassInfo.h32 unsigned NumRegs = 0; member
H A DExecutionDomainFix.h125 const unsigned NumRegs; variable
/llvm-project/llvm/lib/MCA/HardwareUnits/
H A DRegisterFile.cpp65 RegisterFile(const MCSchedModel & SM,const MCRegisterInfo & mri,unsigned NumRegs) RegisterFile() argument
72 initialize(const MCSchedModel & SM,unsigned NumRegs) initialize() argument
674 unsigned NumRegs = NumPhysRegs[I]; isAvailable() local
[all...]
/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyMachineFunctionInfo.cpp50 unsigned NumRegs = TLI.getNumRegisters(Ctx, VT); computeLegalValueVTs() local
/llvm-project/llvm/unittests/Target/AMDGPU/
H A DAMDGPUUnitTests.cpp64 for (unsigned NumRegs = MinGPRs + 1; NumRegs <= MaxGPRs; ++NumRegs) { in checkMinMax() local
/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp210 const unsigned NumRegs = Flag.getNumOperandRegisters(); tryInlineAsm() local
/llvm-project/llvm/lib/Target/X86/
H A DX86CallingConv.cpp244 static const unsigned NumRegs = std::size(RegList); CC_X86_32_MCUInReg() local
/llvm-project/llvm/lib/Target/ARM/
H A DARMSelectionDAGInfo.cpp230 unsigned NumRegs = NextEmittedNumMemOps - EmittedNumMemOps; EmitTargetCodeForMemcpy() local
H A DARMExpandPseudoInsts.cpp147 uint8_t NumRegs; // D registers loaded or stored member
560 unsigned NumRegs = TableEntry->NumRegs; in ExpandVLD() local
678 unsigned NumRegs = TableEntry->NumRegs; in ExpandVST() local
754 unsigned NumRegs = TableEntry->NumRegs; ExpandLaneOp() local
[all...]
/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelDAGToDAG.cpp165 const unsigned NumRegs = Flag.getNumOperandRegisters(); in selectInlineAsm() local
/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DFunctionLoweringInfo.cpp390 unsigned NumRegs = TLI->getNumRegisters(Ty->getContext(), ValueVT); CreateRegs() local

123