Home
last modified time | relevance | path

Searched defs:NumIntermediates (Results 1 – 7 of 7) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1070 unsigned &NumIntermediates, in getVectorTypeBreakdownMVT()
1438 unsigned NumIntermediates; in computeRegisterProperties() local
1505 unsigned &NumIntermediates, in getVectorTypeBreakdown()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DTargetLowering.h977 unsigned &NumIntermediates, MVT &RegisterVT) const { in getVectorTypeBreakdownForCallingConv()
1456 unsigned NumIntermediates; in getRegisterType() local
1484 unsigned NumIntermediates; in getNumRegisters() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp131 unsigned &NumIntermediates, MVT &RegisterVT) const { in getVectorTypeBreakdownForCallingConv()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp341 unsigned NumIntermediates; in getCopyFromPartsVector() local
695 unsigned NumIntermediates; in getCopyToPartsVector() local
H A DSelectionDAG.cpp2162 unsigned NumIntermediates; in getReducedAlign() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp937 unsigned &NumIntermediates, MVT &RegisterVT) const { in getVectorTypeBreakdownForCallingConv()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp2188 unsigned &NumIntermediates, MVT &RegisterVT) const { in getVectorTypeBreakdownForCallingConv()