| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RegisterCoalescer.h | 57 const TargetRegisterClass *NewRC = nullptr; variable
|
| H A D | CriticalAntiDepBreaker.cpp | 186 const TargetRegisterClass *NewRC = nullptr; in PrescanInstruction() local
314 const TargetRegisterClass *NewRC = nullptr; in ScanInstruction() local
|
| H A D | MachineRegisterInfo.cpp | 73 const TargetRegisterClass *NewRC = constrainRegClass() local
124 const TargetRegisterClass *NewRC = recomputeRegClass() local
[all...] |
| H A D | PeepholeOptimizer.cpp | 824 // NewRC is only correct if no subregisters are involved. findNextSource() in insertPHI() local
|
| H A D | RegisterCoalescer.cpp | 1382 const TargetRegisterClass *NewRC in reMaterializeTrivialDef() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRRegisterInfo.cpp | 316 const TargetRegisterClass *NewRC, LiveIntervals &LIS) const { in shouldCoalesce() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | LazyCallGraph.cpp | 1673 NewRC->SCCIndices[NewRC->SCCs[I]] = I; in addSplitFunction() local
1648 RefSCC *NewRC = OriginalRC; addSplitFunction() local
1722 RefSCC *NewRC; addSplitRefRecursiveFunctions() local
1944 RefSCC *NewRC = createRefSCC(*this); buildRefSCCs() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonRegisterInfo.cpp | 356 const TargetRegisterClass *NewRC, LiveIntervals &LIS) const { in shouldCoalesce() argument
|
| H A D | HexagonVLIWPacketizer.cpp | 360 isNewifiable(const MachineInstr & MI,const TargetRegisterClass * NewRC) isNewifiable() argument
|
| H A D | HexagonBitSimplify.cpp | 2653 BitTracker::RegisterCell NewRC(W); simplifyRCmp0() local
2721 BitTracker::RegisterCell NewRC(W); simplifyRCmp0() local
|
| H A D | HexagonFrameLowering.cpp | 2198 if (HaveRC == nullptr || HaveRC == NewRC) in optimizeSpillSlots() argument
|
| H A D | HexagonConstPropagation.cpp | 2896 const TargetRegisterClass *NewRC; in rewriteHexConstDefs() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNRewritePartialRegUses.cpp | 451 auto *NewRC = getMinSizeReg(RC, SubRegs); in rewriteReg() local
|
| H A D | SIRegisterInfo.cpp | 3023 shouldCoalesce(MachineInstr * MI,const TargetRegisterClass * SrcRC,unsigned SubReg,const TargetRegisterClass * DstRC,unsigned DstSubReg,const TargetRegisterClass * NewRC,LiveIntervals & LIS) const shouldCoalesce() argument
|
| H A D | SIInstrInfo.cpp | 2561 const TargetRegisterClass *NewRC = reMaterialize() local
7109 const TargetRegisterClass *NewRC = moveToVALUImpl() local
|
| H A D | SIISelLowering.cpp | 14928 auto *NewRC = TRI->getEquivalentVGPRClass(RC); AdjustInstrPostInstrSelection() local
14943 auto *NewRC = TRI->getEquivalentAGPRClass(RC); AdjustInstrPostInstrSelection() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZRegisterInfo.cpp | 384 const TargetRegisterClass *NewRC, in shouldCoalesce()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.cpp | 1021 shouldCoalesce(MachineInstr * MI,const TargetRegisterClass * SrcRC,unsigned SubReg,const TargetRegisterClass * DstRC,unsigned DstSubReg,const TargetRegisterClass * NewRC,LiveIntervals & LIS) const shouldCoalesce() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.cpp | 882 const TargetRegisterClass *NewRC, in shouldCoalesce() argument
|
| /freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 1091 shouldCoalesce(MachineInstr * MI,const TargetRegisterClass * SrcRC,unsigned SubReg,const TargetRegisterClass * DstRC,unsigned DstSubReg,const TargetRegisterClass * NewRC,LiveIntervals & LIS) shouldCoalesce() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 5027 const TargetRegisterClass *NewRC = transformToImmFormFedByLI() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 7104 auto *NewRC = MRI.constrainRegClass( updateOperandRegConstraints() local
|
| /freebsd-src/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaTemplate.cpp | 8497 const Expr *NewRC = New->getRequiresClause(); TemplateParameterListsAreEqual() local
|
| H A D | SemaOverload.cpp | 1457 Expr *NewRC = New->getTrailingRequiresClause(), IsOverloadOrOverrideImpl() local
|