/openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
H A D | X86FixupLEAs.cpp | 795 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local 833 unsigned NewOpc = in processInstrForSlow3OpLEA() local 839 unsigned NewOpc = getADDriFromLEA(MI.getOpcode(), Offset); in processInstrForSlow3OpLEA() local 867 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local 890 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local
|
H A D | X86EvexToVex.cpp | 150 static bool performCustomAdjustments(MachineInstr &MI, unsigned NewOpc, in performCustomAdjustments() 261 unsigned NewOpc = I->VexOpcode; in CompressEvexToVexImpl() local
|
H A D | X86MCInstLower.cpp | 523 unsigned NewOpc; in Lower() local 555 unsigned NewOpc; in Lower() local 580 unsigned NewOpc; in Lower() local 623 unsigned NewOpc; in Lower() local 695 unsigned NewOpc; in Lower() local 859 unsigned NewOpc; in Lower() local 884 unsigned NewOpc; in Lower() local
|
H A D | X86InstructionSelector.cpp | 568 unsigned NewOpc = getLoadStoreOp(Ty, RB, Opc, MemOp.getAlign()); in selectLoadStoreOp() local 610 unsigned NewOpc = getLeaOP(Ty, STI); in selectFrameIndexOrGep() local 661 unsigned NewOpc = getLeaOP(Ty, STI); in selectGlobalValue() local 693 unsigned NewOpc; in selectConstant() local
|
H A D | X86ISelDAGToDAG.cpp | 1062 unsigned NewOpc; in PreprocessISelDAG() local 1095 unsigned NewOpc; in PreprocessISelDAG() local 1117 unsigned NewOpc; in PreprocessISelDAG() local 1512 unsigned NewOpc; in PostprocessISelDAG() local 1556 unsigned NewOpc; in PostprocessISelDAG() local 3310 unsigned NewOpc = SelectOpcode(X86::NEG64m, X86::NEG32m, X86::NEG16m, in foldLoadStoreIntoMemOperand() local 3325 unsigned NewOpc = in foldLoadStoreIntoMemOperand() local 3415 unsigned NewOpc = SelectRegOpcode(Opc); in foldLoadStoreIntoMemOperand() local 3863 unsigned NewOpc = NVT == MVT::i64 ? X86::MOV32ri64 : X86::MOV32ri; in matchBEXTRFromAndImm() local 3879 unsigned NewOpc = NVT == MVT::i64 ? X86::MOV32ri64 : X86::MOV32ri; in matchBEXTRFromAndImm() local [all …]
|
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
H A D | ARMExpandPseudoInsts.cpp | 894 unsigned NewOpc = in ExpandMQQPRLoadStore() local 2057 unsigned NewOpc = Opcode == ARM::VBSPd ? ARM::VBITd : ARM::VBITq; in ExpandMI() local 2067 unsigned NewOpc = Opcode == ARM::VBSPd ? ARM::VBIFd : ARM::VBIFq; in ExpandMI() local 2077 unsigned NewOpc = Opcode == ARM::VBSPd ? ARM::VBSLd : ARM::VBSLq; in ExpandMI() local 2348 unsigned NewOpc = AFI->isThumbFunction() ? ARM::t2MOVi16 : ARM::MOVi16; in ExpandMI() local 2390 unsigned NewOpc; in ExpandMI() local 2671 unsigned NewOpc = ARM::VLDMDIA; in ExpandMI() local 2702 unsigned NewOpc = ARM::VSTMDIA; in ExpandMI() local
|
H A D | ARMLoadStoreOptimizer.cpp | 1348 unsigned NewOpc = getUpdatingLSMultipleOpcode(Opcode, Mode); in MergeBaseUpdateLSMultiple() local 1500 unsigned NewOpc; in MergeBaseUpdateLoadStore() local 1637 unsigned NewOpc; in MergeBaseUpdateLSDouble() local 1734 bool isDef, unsigned NewOpc, unsigned Reg, in InsertLDR_STR() 1806 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 1830 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 2058 unsigned NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET); in MergeReturnIntoLDM() local 2257 MachineInstr *Op0, MachineInstr *Op1, DebugLoc &dl, unsigned &NewOpc, in CanFormLdStDWord() 2424 unsigned NewOpc = 0; in RescheduleOps() local
|
H A D | Thumb2InstrInfo.cpp | 592 unsigned NewOpc = isSub ? IsSP ? ARM::t2SUBspImm12 : ARM::t2SUBri12 in rewriteT2FrameIndex() local 625 unsigned NewOpc = Opcode; in rewriteT2FrameIndex() local
|
H A D | ARMConstantIslandPass.cpp | 1831 unsigned NewOpc = 0; in optimizeThumb2Instructions() local 1882 unsigned NewOpc = 0; in optimizeThumb2Branches() local 1916 unsigned NewOpc = 0; in optimizeThumb2Branches() member 1930 unsigned NewOpc = 0; in optimizeThumb2Branches() local
|
H A D | ARMInstructionSelector.cpp | 899 unsigned NewOpc = selectSimpleExtOpc(I.getOpcode(), SrcSize); in select() local 1095 const auto NewOpc = selectLoadStoreOpCode(I.getOpcode(), RegBank, ValSize); in select() local
|
H A D | ThumbRegisterInfo.cpp | 416 unsigned NewOpc = convertToNonSPOpcode(Opcode); in rewriteFrameIndex() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64CondBrTuning.cpp | 98 unsigned NewOpc = TII->convertToFlagSettingOpc(MI.getOpcode()); in convertToFlagSetting() local
|
H A D | AArch64AdvSIMDScalarPass.cpp | 292 unsigned NewOpc = getTransformOpcode(OldOpc); in transformInstruction() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64PostSelectOptimize.cpp | 205 unsigned NewOpc = getNonFlagSettingVariant(II.getOpcode()); in optimizeNZCVDefs() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/Lanai/ |
H A D | LanaiMemAluCombiner.cpp | 252 unsigned NewOpc = mergedOpcode(MemInstr->getOpcode(), AluOffset.isImm()); in insertMergedInstruction() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
H A D | HexagonRDFOpt.cpp | 224 unsigned OpNum, NewOpc; in rewrite() local
|
H A D | HexagonGenPredicate.cpp | 387 unsigned NewOpc = getPredForm(Opc); in convertToPredForm() local
|
H A D | HexagonConstExtenders.cpp | 1567 unsigned NewOpc = Ex.Neg ? Hexagon::S4_subi_asl_ri in insertInitializer() local 1636 unsigned NewOpc = ExtOpc == Hexagon::C2_cmpgei ? Hexagon::C2_cmplt in replaceInstrExact() local 1806 unsigned NewOpc = ExtOpc == Hexagon::M2_naccii ? Hexagon::A2_sub in replaceInstrExpr() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
H A D | RISCVExpandPseudoInsts.cpp | 156 unsigned NewOpc; in expandCCOp() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
H A D | SIInstrInfo.cpp | 1051 int NewOpc; in commuteOpcode() local 3060 unsigned NewOpc = isVGPRCopy ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32; in FoldImmediate() local 3130 unsigned NewOpc = in FoldImmediate() local 3210 unsigned NewOpc = in FoldImmediate() local 3400 unsigned NewOpc = AMDGPU::mapWMMA2AddrTo3AddrOpcode(MI.getOpcode()); in convertToThreeAddress() local 3503 unsigned NewOpc = in convertToThreeAddress() local 3521 unsigned NewOpc = in convertToThreeAddress() local 3569 unsigned NewOpc = IsFMA ? IsF16 ? AMDGPU::V_FMA_F16_gfx9_e64 in convertToThreeAddress() local 5454 int NewOpc = AMDGPU::getGlobalVaddrOp(Opc); in moveFlatAddrToVGPR() local 6588 unsigned NewOpc = Opc == AMDGPU::S_ADD_I32 ? in moveScalarAddSub() local [all …]
|
H A D | AMDGPUPostLegalizerCombiner.cpp | 280 unsigned NewOpc = AMDGPU::G_AMDGPU_CVT_F32_UBYTE0 + MatchInfo.ShiftOffset / 8; in applyCvtF32UByteN() local
|
H A D | SIFoldOperands.cpp | 339 unsigned NewOpc = macToMad(Opc); in tryAddToFoldList() local 634 unsigned NewOpc = AMDGPU::getFlatScratchInstSSfromSV(Opc); in foldOperand() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/GISel/ |
H A D | PPCInstructionSelector.cpp | 671 const unsigned NewOpc = selectLoadStoreOp( in select() local
|
/openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
H A D | MipsInstrInfo.cpp | 685 MipsInstrInfo::genInstrWithNewOpc(unsigned NewOpc, in genInstrWithNewOpc()
|
H A D | MipsBranchExpansion.cpp | 342 unsigned NewOpc = TII->getOppositeBranchOpc(Br->getOpcode()); in replaceBranch() local
|