Searched defs:NewN0 (Results 1 – 5 of 5) sorted by relevance
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 4981 SDValue NewN0 = SimplifySetCC() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 41292 SDValue NewN0 = SimplifyMultipleUseDemandedVectorElts(N0, DemandedLHS, SimplifyDemandedVectorEltsForTargetNode() local
41329 SDValue NewN0 = SimplifyMultipleUseDemandedVectorElts(N0, DemandedLHS, SimplifyDemandedVectorEltsForTargetNode() local
46465 SDValue NewN0 = DAG.getNode(ISD::TRUNCATE, DL, ReducedVT, N0); reduceVMULWidth() local
48755 SDValue NewN0 = TLI.SimplifyMultipleUseDemandedBits(N0, Bits0, Elts0, DAG); combineAnd() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 12738 SDValue NewN0 = DAG.getNode(RISCVISD::CZERO_EQZ, DL, VT, TrueV.getOperand(0), combineOrOfCZERO() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 14685 SDValue NewN0 = DAG.getLogicalNOT(DL, N0, VT); PerformORCombine_i1() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 19005 SDValue NewN0 = DAG.getNode(N->getOperand(0).getOpcode(), DL, HalfVT, N0); performVectorAddSubExtCombine() local
[all...] |