/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | RegisterPressure.cpp | 52 LaneBitmask PrevMask, LaneBitmask NewMask) { in increaseSetPressure() 66 LaneBitmask PrevMask, LaneBitmask NewMask) { in decreaseSetPressure() 157 LaneBitmask NewMask) { in increaseRegPressure() 172 LaneBitmask NewMask) { in decreaseRegPressure() 710 LaneBitmask NewMask = PrevMask | P.LaneMask; in addLiveRegs() local 724 LaneBitmask NewMask; in discoverLiveInOrOut() local 778 LaneBitmask NewMask = PreviousMask & ~Def.LaneMask; in recede() local 808 LaneBitmask NewMask = PreviousMask | Use.LaneMask; in recede() local 937 LaneBitmask NewMask = PreviousMask | Def.LaneMask; in advance() local 1315 LaneBitmask NewMask = LiveMask & ~LastUseMask; in bumpDownwardPressure() local [all …]
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineVectorOps.cpp | 1155 SmallVector<int, 16> NewMask(NumMaskElts); in foldInsEltIntoSplat() local 1194 SmallVector<int, 16> NewMask(NumMaskElts); in foldInsEltIntoIdentityShuffle() local 1871 SmallVector<int, 16> NewMask(NumMaskElts, 0); in canonicalizeInsertSplat() local 2120 SmallVector<int, 16> NewMask(NumElts); in foldIdentityExtractShuffle() local 2258 SmallVector<int, 16> NewMask(Mask.size(), -1); in foldIdentityPaddedShuffles() local
|
H A D | InstCombineAndOrXor.cpp | 236 unsigned NewMask; in conjugateICmpMask() local 458 Value *NewMask = ConstantInt::get(BCst->getType(), BorD); in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed() local 632 APInt NewMask = BCst->getValue() & DCst->getValue(); in foldLogOpOfMaskedICmps() local 645 APInt NewMask = BCst->getValue() | DCst->getValue(); in foldLogOpOfMaskedICmps() local
|
H A D | InstCombineSimplifyDemanded.cpp | 298 APInt NewMask = ~(LHSKnown.One & RHSKnown.One & DemandedMask); in SimplifyDemandedUseBits() local
|
H A D | InstCombineShifts.cpp | 223 Constant *NewMask; in dropRedundantMaskingOfLeftShiftInput() local
|
H A D | InstructionCombining.cpp | 1742 SmallVector<int, 8> NewMask(MaskC.size(), SplatIndex); in foldVectorBinop() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | SIModeRegister.cpp | 55 unsigned NewMask = (Mask & S.Mask) & (Mode ^ ~S.Mode); in intersect() local
|
H A D | GCNRegPressure.cpp | 86 LaneBitmask NewMask, in inc()
|
H A D | SIISelLowering.cpp | 9129 unsigned NewMask = LCC == ISD::SETO ? in performAndCombine() local 9223 uint32_t NewMask = (CLHS->getZExtValue() | CRHS->getZExtValue()) & MaxMask; in performOrCombine() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/IR/ |
H A D | IntrinsicInst.cpp | 302 void VPIntrinsic::setMaskParam(Value *NewMask) { in setMaskParam()
|
H A D | Instructions.cpp | 1971 SmallVector<int, 16> NewMask(NumMaskElts); in commute() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
H A D | VectorCombine.cpp | 526 SmallVector<int, 16> NewMask; in foldBitcastShuf() local
|
H A D | SLPVectorizer.cpp | 3776 SmallVector<int> NewMask; in getEntryCost() local 4045 SmallVector<int> NewMask; in getEntryCost() local 4065 SmallVector<int> NewMask; in getEntryCost() local 4809 SmallVector<int, 4> NewMask; in addInversedMask() local 4816 SmallVector<int, 4> NewMask(SubMask.begin(), SubMask.end()); in addMask() local 4827 SmallVector<int, 4> NewMask(SubMask.size(), SubMask.size()); in addMask() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelDAGToDAGHVX.cpp | 1033 ResultStack &Results, MutableArrayRef<int> NewMask, in packs() 1130 ResultStack &Results, MutableArrayRef<int> NewMask) { in packp() 1229 SmallVector<int,128> NewMask(VecLen); in shuffs2() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86ISelDAGToDAG.cpp | 1853 SDValue NewMask = DAG.getConstant(0xff, DL, VT); in foldMaskAndShiftToExtract() local 1925 SDValue NewMask = DAG.getConstant(Mask >> ShiftAmt, DL, VT); in foldMaskedShiftToScaledMask() local 2091 SDValue NewMask = DAG.getConstant(Mask >> AMShiftAmt, DL, VT); in foldMaskedShiftToBEXTR() local 4300 SDValue NewMask = CurDAG->getConstant(NegMaskVal, SDLoc(And), VT); in shrinkAndImmediate() local
|
H A D | X86InstrInfo.cpp | 7377 unsigned NewMask = 0; in AdjustBlendMask() local
|
H A D | X86ISelLowering.cpp | 13601 SmallVector<int, 4> NewMask(Mask.begin(), Mask.end()); in lowerShuffleOfExtractsAsVperm() local 14240 SmallVector<int, 4> NewMask(Mask.begin(), Mask.end()); in lowerShuffleWithSHUFPS() local 16266 SmallVector<int, 16> NewMask(NumElts, -1); in lowerShuffleAsLanePermuteAndRepeatedMask() local 18415 SmallVector<int, 8> NewMask(OrigMask.begin(), OrigMask.end()); in lowerVECTOR_SHUFFLE() local 38406 SDValue NewMask = TLO.DAG.getLoad( in SimplifyDemandedVectorEltsForTargetShuffle() local 43468 SDValue NewMask = DAG.getConstant(NewMaskVal, DL, VT); in combineShiftRightLogical() local 45721 if (SDValue NewMask = in combineMaskedLoad() local 45795 if (SDValue NewMask = in combineMaskedStore() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 268 SmallVector<int, 8> NewMask; in ShuffleWithNarrowerEltType() local 2999 SmallVector<int, 32> NewMask; in ExpandNode() local
|
H A D | DAGCombiner.cpp | 5178 SDValue NewMask = DAG.getConstant(AndMask.trunc(Size / 2), SL, HalfVT); in visitANDLike() local 12664 SmallVector<int, 8> NewMask; in visitBITCAST() local 18212 SmallVector<int, 16> NewMask(Mask.begin(), Mask.end()); in combineInsertEltToShuffle() local 20721 SmallVector<int, 32> NewMask; in combineShuffleOfSplatVal() local 20903 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 20919 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 21044 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 21098 SmallVector<int, 8> NewMask; in visitVECTOR_SHUFFLE() local 21397 SmallVector<int, 8> NewMask(InVecT.getVectorNumElements(), -1); in visitSCALAR_TO_VECTOR() local
|
H A D | LegalizeIntegerTypes.cpp | 4715 ArrayRef<int> NewMask = SV->getMask().slice(0, VT.getVectorNumElements()); in PromoteIntRes_VECTOR_SHUFFLE() local
|
H A D | LegalizeVectorTypes.cpp | 4409 SmallVector<int, 16> NewMask; in WidenVecRes_VECTOR_SHUFFLE() local
|
H A D | TargetLowering.cpp | 2733 SmallVector<int, 32> NewMask(ShuffleMask.begin(), ShuffleMask.end()); in SimplifyDemandedVectorElts() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 6004 auto UseMask = [Mask, Op, VT, &TLO](const APInt &NewMask) -> bool { in targetShrinkDemandedConstant() 6020 APInt NewMask = APInt(Mask.getBitWidth(), 0xffff); in targetShrinkDemandedConstant() local 6027 APInt NewMask = APInt(64, 0xffffffff); in targetShrinkDemandedConstant() local 6042 APInt NewMask = ShrunkMask; in targetShrinkDemandedConstant() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 344 unsigned NewMask = 0; in rewindImplicitITPosition() local 392 unsigned NewMask = 0; in extendImplicitITBlock() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 14575 SmallVector<int, 16> NewMask; in PerformVECTOR_SHUFFLECombine() local 18246 auto UseMask = [Mask, Op, VT, &TLO](unsigned NewMask) -> bool { in targetShrinkDemandedConstant()
|