/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.cpp | 4249 SDValue MulVal = DAG.getNode(N->getOpcode(), DL, VT, N1, MulOper); performMulCombine() local 4254 SDValue MulVal = DAG.getNode(N->getOpcode(), DL, VT, N0, MulOper); performMulCombine() local
|
H A D | AMDGPULegalizerInfo.cpp | 2729 auto MulVal = B.buildFMul(Ty, SrcReg, OneOver2Pi, Flags); legalizeSinCos() local
|
H A D | SIISelLowering.cpp | 10972 SDValue MulVal = DAG.getNode(ISD::FMUL, DL, VT, Arg, OneOver2Pi, Flags); LowerTrig() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSelect.cpp | 3338 fmulByZeroIsZero(Value * MulVal,FastMathFlags FMF,const Instruction * CtxI) const fmulByZeroIsZero() argument
|
H A D | InstCombineCompares.cpp | 5816 processUMulZExtIdiom(ICmpInst & I,Value * MulVal,const APInt * OtherVal,InstCombinerImpl & IC) processUMulZExtIdiom() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 5451 APInt MulVal = APInt(BitWidth, 1) << ShiftAmt; TryMULWIDECombine() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelDAGToDAG.cpp | 2530 SDValue MulVal = N.getOperand(0); matchAddressRecursively() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 12857 SDValue MulVal = DAG.getNode(ISD::MUL, DL, VT, N1, MulOper); performMULCombine() local 12862 SDValue MulVal = DAG.getNode(ISD::MUL, DL, VT, N0, MulOper); performMULCombine() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 17101 SDValue MulVal = DAG.getNode(ISD::MUL, DL, VT, N1, MulOper); performMulCombine() local 17106 SDValue MulVal = DAG.getNode(ISD::MUL, DL, VT, N0, MulOper); performMulCombine() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 4548 APInt MulVal; visitMUL() local [all...] |