/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVISelDAGToDAG.h | 97 uint8_t Masked; member 107 uint8_t Masked; member 117 uint8_t Masked; member 126 uint8_t Masked; member 135 uint8_t Masked; member 144 uint8_t Masked; member 152 uint8_t Masked; member
|
H A D | RISCVISelLowering.cpp | 4525 SDValue Masked = DAG.getNode(ISD::AND, DL, XLenVT, Shifted, in lowerGET_ROUNDING() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Support/ |
H A D | APFixedPoint.cpp | 38 APInt Masked(NewVal & Mask); in convert() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Instrumentation/ |
H A D | MemProfiler.cpp | 427 if (auto *Masked = dyn_cast<ConstantInt>(Vector->getOperand(Idx))) { in instrumentMaskedLoadOrStore() local
|
H A D | AddressSanitizer.cpp | 1571 if (auto *Masked = dyn_cast<ConstantInt>(Vector->getOperand(Idx))) { in instrumentMaskedLoadOrStore() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86InstCombineIntrinsic.cpp | 1006 Value *Masked = IC.Builder.CreateAnd(Input, II.getArgOperand(1)); in instCombineIntrinsic() local 1054 Value *Masked = IC.Builder.CreateAnd(Shifted, II.getArgOperand(1)); in instCombineIntrinsic() local
|
H A D | X86ISelDAGToDAG.cpp | 4309 bool FoldedBCast, bool Masked) { in getVPTESTMOpc()
|
H A D | X86ISelLowering.cpp | 12119 if (SDValue Masked = lowerShuffleAsBitMask(DL, VT, V1, V2, Mask, Zeroable, in lowerShuffleAsBlend() local 12187 if (SDValue Masked = lowerShuffleAsBitMask(DL, VT, V1, V2, Mask, Zeroable, in lowerShuffleAsBlend() local 14488 if (SDValue Masked = lowerShuffleAsBitMask(DL, MVT::v4i32, V1, V2, Mask, in lowerV4I32Shuffle() local 15197 if (SDValue Masked = lowerShuffleAsBitMask(DL, MVT::v8i16, V1, V2, Mask, in lowerV8I16Shuffle() local 15476 if (SDValue Masked = lowerShuffleAsBitMask(DL, MVT::v16i8, V1, V2, Mask, in lowerV16I8Shuffle() local 18004 if (SDValue Masked = lowerShuffleAsBitMask(DL, MVT::v64i8, V1, V2, Mask, in lowerV64I8Shuffle() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | TypePromotion.cpp | 668 Value *Masked = Builder.CreateAnd(Trunc->getOperand(0), Mask); in ConvertTruncs() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineShifts.cpp | 191 Value *Masked, *ShiftShAmt; in dropRedundantMaskingOfLeftShiftInput() local
|
H A D | InstCombineAndOrXor.cpp | 828 Value *Masked = Builder.CreateAnd(L1, Mask); in foldAndOrOfICmpsOfAndWithPow2() local
|
H A D | InstCombineCompares.cpp | 1319 Value *Masked = Builder.CreateAnd(X, Mask); in foldIRemByPowerOfTwoToBitTest() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Analysis/ |
H A D | TargetTransformInfo.h | 1087 Masked, ///< The cast is used with a masked load/store. enumerator
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | TargetLowering.cpp | 5932 SDValue Masked = DAG.getNode(ISD::AND, DL, VT, N, IntMax); in prepareSREMEqFold() local
|
H A D | DAGCombiner.cpp | 2576 bool Masked = false; in getAsCarry() local
|
/netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/ |
H A D | CGOpenMPRuntime.cpp | 11325 llvm::SmallVector<char, 2> Masked; in emitX86DeclareSimdFunction() local
|