Searched defs:Mask0 (Results 1 – 6 of 6) sorted by relevance
/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZTDC.cpp | 293 std::tie(Op0, Mask0, Worthy0) = ConvertedInsts[cast<Instruction>(I.getOperand(0))]; in convertLogicOp() local
|
/llvm-project/llvm/unittests/CodeGen/ |
H A D | SelectionDAGPatternMatchTest.cpp | 336 SDValue Mask0 = DAG->getCopyFromReg(DAG->getEntryNode(), DL, 3, MaskVT); TEST_F() local
|
/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | EarlyCSE.cpp | 1005 auto *Vec0 = dyn_cast<ConstantVector>(Mask0); in isNonTargetIntrinsicMatch() argument
|
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7608 ConstantSDNode *Mask0 = isConstOrConstSplat(N0.getOperand(1)); matchBSwapHWordOrAndAnd() local 24930 SmallVector<int, 16> Mask0(HalfNumElts, -1); foldShuffleOfConcatUndefs() local 25673 ArrayRef<int> Mask0 = Shuf0->getMask(); simplifyShuffleOfShuffle() local [all...] |
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerHelper.cpp | 6829 auto Mask0 = MIRBuilder.buildConstant(S64, (-1ULL) >> 1); lowerU64ToF32BitOps() local
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 4452 APInt Mask0 = APInt::getBitsSet(NumElems, IdxVal, IdxVal + SubVecNumElems); insert1BitVector() local 5904 SmallVector<int, 64> Mask0, Mask1; getFauxShuffleMask() local 40374 SmallVector<int, 32> Mask0, Mask1, ScaledMask0, ScaledMask1; combineBlendOfPermutes() local 48227 SmallVector<int> Mask0, Mask1, ScaledMask0, ScaledMask1; combineHorizOpWithShuffle() local 48281 SmallVector<int> Mask0, Mask1; combineHorizOpWithShuffle() local 56466 uint64_t Mask0 = Ops[0].getConstantOperandVal(2); combineConcatVectorOps() local [all...] |