Searched defs:MIb (Results 1 – 5 of 5) sorted by relevance
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ControlFlowFinalizer.cpp | 322 MachineInstr *MIb = BuildMI(MBB, ClauseHead, MBB.findDebugLoc(ClauseHead), MakeFetchClause() local
539 MachineInstr *MIb = BuildMI(MBB, MI, MBB.findDebugLoc(MI), runOnMachineFunction() local
564 MachineInstr *MIb = BuildMI(MBB, MI, MBB.findDebugLoc(MI), runOnMachineFunction() local
578 MachineInstr *MIb = BuildMI(MBB, MI, MBB.findDebugLoc(MI), runOnMachineFunction() local
593 MachineInstr *MIb = BuildMI(MBB, MI, MBB.findDebugLoc(MI), runOnMachineFunction() local
612 MachineInstr *MIb = BuildMI(MBB, MI, MBB.findDebugLoc(MI), runOnMachineFunction() local
620 MachineInstr *MIb = BuildMI(MBB, MI, MBB.findDebugLoc(MI), runOnMachineFunction() local
[all...] |
| /llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCDuplexInfo.cpp | 574 MCInst const &MIb, bool ExtendedB, in isOrderedDuplexPair() argument
651 isDuplexPair(MCInst const & MIa,MCInst const & MIb) isDuplexPair() argument
[all...] |
| H A D | HexagonMCCompound.cpp | 336 MCInst const &MIb, bool IsExtendedB) { in isOrderedCompoundPair() argument
|
| /llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 1965 areMemAccessesTriviallyDisjoint(const MachineInstr & MIa,const MachineInstr & MIb) areMemAccessesTriviallyDisjoint() argument
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGISel.cpp | 1456 MachineInstr *MIb = &*MBBb; reportIPToStateForBlocks() local
|