| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64MachineScheduler.cpp | 36 static bool mayOverlapWrite(const MachineInstr &MI0, const MachineInstr &MI1, in mayOverlapWrite()
|
| H A D | AArch64CollectLOH.cpp | 281 const MachineInstr *MI1; ///< Second instruction involved in the LOH member
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MicroMipsSizeReduction.cpp | 398 static bool ConsecutiveInstr(MachineInstr *MI1, MachineInstr *MI2) { in ConsecutiveInstr()
464 MachineInstr *MI1 = Arguments->MI; in ReduceXWtoXWP() local
621 MachineInstr *MI1 = Arguments->MI; in ReduceMoveToMovep() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | DFAPacketizer.cpp | 271 alias(const MachineInstr & MI1,const MachineInstr & MI2,bool UseTBAA) const alias() argument
|
| H A D | TargetInstrInfo.cpp | 429 const MachineInstr &MI1, in produceSameValue() argument
841 MachineInstr *MI1 = nullptr; in hasReassociableOperands() local
861 MachineInstr *MI1 = MRI.getUniqueVRegDef(Inst.getOperand(1).getReg()); in hasReassociableSibling() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86OptimizeLEAs.cpp | 397 int64_t X86OptimizeLEAPass::getAddrDispShift(const MachineInstr &MI1, in getAddrDispShift()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSubtarget.cpp | 268 if (!QII->isHVXVec(MI1) || !(IsStoreMI1 || IsLoadMI1)) in apply() local
|
| H A D | HexagonVLIWPacketizer.cpp | 966 arePredicatesComplements(MachineInstr & MI1,MachineInstr & MI2) arePredicatesComplements() argument
|
| H A D | HexagonInstrInfo.cpp | 2686 isToBeScheduledASAP(const MachineInstr & MI1,const MachineInstr & MI2) const isToBeScheduledASAP() argument
3034 addLatencyToSchedule(const MachineInstr & MI1,const MachineInstr & MI2) const addLatencyToSchedule() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LoadStoreOpt.cpp | 104 bool GISelAddressing::aliasIsKnownForLoadStore(const MachineInstr &MI1, in aliasIsKnownForLoadStore() argument
|
| H A D | CombinerHelper.cpp | 5400 hasMoreUses(const MachineInstr & MI0,const MachineInstr & MI1,const MachineRegisterInfo & MRI) hasMoreUses() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRExpandPseudoInsts.cpp | 1646 auto MI1 = in expandLSLW4Rd() local
1732 auto MI1 = in expandLSLW12Rd() local
1844 auto MI1 = in expandLSRW4Rd() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFixSGPRCopies.cpp | 472 MachineInstr *MI1 = *I1; hoistAndMergeSGPRInits() local
[all...] |
| H A D | GCNHazardRecognizer.cpp | 2222 const MachineInstr *MI1; checkMAIHazards90A() local
[all...] |
| H A D | SIInstrInfo.cpp | 519 memOpsHaveSameBasePtr(const MachineInstr & MI1,ArrayRef<const MachineOperand * > BaseOps1,const MachineInstr & MI2,ArrayRef<const MachineOperand * > BaseOps2) memOpsHaveSameBasePtr() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 2243 memOpsHaveSameBasePtr(const MachineInstr & MI1,ArrayRef<const MachineOperand * > BaseOps1,const MachineInstr & MI2,ArrayRef<const MachineOperand * > BaseOps2) memOpsHaveSameBasePtr() argument
3278 hasEqualFRM(const MachineInstr & MI1,const MachineInstr & MI2) hasEqualFRM() argument
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.cpp | 1861 produceSameValue(const MachineInstr & MI0,const MachineInstr & MI1,const MachineRegisterInfo * MRI) const produceSameValue() argument
|