/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCHazardRecognizers.cpp | 29 const MCInstrDesc *MCID = DAG->getInstrDesc(SU); in isLoadAfterStore() local 55 const MCInstrDesc *MCID = DAG->getInstrDesc(SU); in isBCTRAfterSet() local 85 bool PPCDispatchGroupSBHazardRecognizer::mustComeFirst(const MCInstrDesc *MCID, in mustComeFirst() 147 const MCInstrDesc *MCID = DAG->getInstrDesc(SU); in ShouldPreferAnother() local 175 const MCInstrDesc *MCID = DAG->getInstrDesc(SU); in EmitInstruction() local 282 const MCInstrDesc &MCID = DAG.TII->get(Opcode); in GetInstrType() local
|
/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | MachineInstrBuilder.h | 374 const MCInstrDesc &MCID) { in BuildMI() argument 383 const MCInstrDesc &MCID, Register DestReg) { in BuildMI() argument 396 const MCInstrDesc &MCID, Register DestReg) { in BuildMI() argument 415 const MCInstrDesc &MCID, Register DestReg) { in BuildMI() argument 427 const MCInstrDesc &MCID, Register DestReg) { in BuildMI() argument 438 BuildMI(MachineBasicBlock & BB,MachineInstr * I,const MIMetadata & MIMD,const MCInstrDesc & MCID,Register DestReg) BuildMI() argument 448 BuildMI(MachineBasicBlock & BB,MachineBasicBlock::iterator I,const MIMetadata & MIMD,const MCInstrDesc & MCID) BuildMI() argument 460 BuildMI(MachineBasicBlock & BB,MachineBasicBlock::instr_iterator I,const MIMetadata & MIMD,const MCInstrDesc & MCID) BuildMI() argument 471 BuildMI(MachineBasicBlock & BB,MachineInstr & I,const MIMetadata & MIMD,const MCInstrDesc & MCID) BuildMI() argument 481 BuildMI(MachineBasicBlock & BB,MachineInstr * I,const MIMetadata & MIMD,const MCInstrDesc & MCID) BuildMI() argument 489 BuildMI(MachineBasicBlock * BB,const MIMetadata & MIMD,const MCInstrDesc & MCID) BuildMI() argument 498 BuildMI(MachineBasicBlock * BB,const MIMetadata & MIMD,const MCInstrDesc & MCID,Register DestReg) BuildMI() argument [all...] |
/llvm-project/llvm/unittests/CodeGen/ |
H A D | MachineInstrTest.cpp | 57 MCInstrDesc MCID; in TEST() member 129 MCInstrDesc MCID; in TEST() member 208 MCInstrDesc MCID; TEST() member 237 MCInstrDesc MCID = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; TEST() local 254 MCInstrDesc MCID = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; TEST() local 269 MCInstrDesc MCID = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; TEST() local 350 MCInstrDesc MCID = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; TEST() local 405 MCInstrDesc MCID = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; TEST() local 487 const MCInstrDesc MCID = { TEST() local 520 MCInstrDesc MCID = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; TEST() local 538 MCInstrDesc MCID = {TargetOpcode::INLINEASM, TEST() local [all...] |
/llvm-project/llvm/lib/Target/M68k/ |
H A D | M68kInstrBuilder.h | 63 const MCInstrDesc &MCID = MI->getDesc(); variable 80 const MCInstrDesc &MCID = MI->getDesc(); variable
|
/llvm-project/llvm/lib/MCA/ |
H A D | CodeEmitter.cpp | 18 CodeEmitter::EncodingInfo CodeEmitter::getOrCreateEncodingInfo(unsigned MCID) { in getOrCreateEncodingInfo()
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | ScoreboardHazardRecognizer.cpp | 122 const MCInstrDesc *MCID = DAG->getInstrDesc(SU); in getHazardType() local 177 const MCInstrDesc *MCID = DAG->getInstrDesc(SU); in EmitInstruction() local
|
H A D | BreakFalseDeps.cpp | 192 const MCInstrDesc &MCID = MI->getDesc(); in processDefs() local
|
H A D | TargetInstrInfo.cpp | 48 TargetInstrInfo::getRegClass(const MCInstrDesc &MCID, unsigned OpNum, in getRegClass() argument 171 const MCInstrDesc &MCID = MI.getDesc(); in commuteInstructionImpl() local 301 const MCInstrDesc &MCID = MI.getDesc(); in findCommutedOpIndices() local 337 const MCInstrDesc &MCID in PredicateInstruction() local 1168 __anonfc87ceca0102(MachineFunction &MF, const MIMetadata &MIMD, const MCInstrDesc &MCID, Register DestReg) reassociateOps() argument 1775 InlineAsm::ConstraintCode MCID = F.getMemoryConstraintID(); createMIROperandComment() local [all...] |
/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZInstrBuilder.h | 29 const MCInstrDesc &MCID = MI->getDesc(); in addFrameReference() local
|
H A D | SystemZInstrInfo.cpp | 329 const MCInstrDesc &MCID = MI.getDesc(); isSimpleMove() local 1025 const MCInstrDesc &MCID = MI->getDesc(); isSimpleBD12Move() local 1389 const MCInstrDesc &MCID = MI.getDesc(); foldMemoryOperandImpl() local 1897 const MCInstrDesc &MCID = get(Opcode); getOpcodeForOffset() local 1941 const MCInstrDesc &MCID = get(Opcode); hasDisplacementPairInsn() local 2240 const MCInstrDesc &MCID = MI.getDesc(); verifyInstruction() local [all...] |
/llvm-project/llvm/lib/Target/AMDGPU/MCA/ |
H A D | AMDGPUCustomBehaviour.cpp | 250 if ((MCID.TSFlags & SIInstrFlags::DS) && in generateWaitCntInfo() local 304 isVMEM(const MCInstrDesc & MCID) isVMEM() argument 326 const MCInstrDesc &MCID = MCII.get(Opcode); isGWS() local [all...] |
/llvm-project/llvm/include/llvm/MCA/ |
H A D | CodeEmitter.h | 56 StringRef getEncoding(unsigned MCID) { in getEncoding()
|
/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | ValueMapper.cpp | 88 unsigned MCID : 29; member 1119 scheduleMapGlobalInitializer(GlobalVariable & GV,Constant & Init,unsigned MCID) scheduleMapGlobalInitializer() argument 1135 scheduleMapAppendingVariable(GlobalVariable & GV,Constant * InitPrefix,bool IsOldCtorDtor,ArrayRef<Constant * > NewMembers,unsigned MCID) scheduleMapAppendingVariable() argument 1151 scheduleMapAliasOrIFunc(GlobalValue & GV,Constant & Target,unsigned MCID) scheduleMapAliasOrIFunc() argument 1165 scheduleRemapFunction(Function & F,unsigned MCID) scheduleRemapFunction() argument 1260 scheduleMapGlobalInitializer(GlobalVariable & GV,Constant & Init,unsigned MCID) scheduleMapGlobalInitializer() argument 1268 scheduleMapAppendingVariable(GlobalVariable & GV,Constant * InitPrefix,bool IsOldCtorDtor,ArrayRef<Constant * > NewMembers,unsigned MCID) scheduleMapAppendingVariable() argument 1274 scheduleMapGlobalAlias(GlobalAlias & GA,Constant & Aliasee,unsigned MCID) scheduleMapGlobalAlias() argument 1279 scheduleMapGlobalIFunc(GlobalIFunc & GI,Constant & Resolver,unsigned MCID) scheduleMapGlobalIFunc() argument 1283 scheduleRemapFunction(Function & F,unsigned MCID) scheduleRemapFunction() argument [all...] |
/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMHazardRecognizer.cpp | 31 const MCInstrDesc &MCID = MI->getDesc(); hasRAWHazard() local 52 const MCInstrDesc &MCID = MI->getDesc(); getHazardType() local
|
H A D | MLxExpansionPass.cpp | 184 const MCInstrDesc &MCID = MI->getDesc(); in hasRAWHazard() local 339 const MCInstrDesc &MCID = MI->getDesc(); in ExpandFPMLxInstructions() local
|
H A D | Thumb2SizeReduction.cpp | 653 MI->getOperand(MCID.getNumOperands()-1).getReg() == ARM::CPSR) in ReduceSpecial() local 255 HasImplicitCPSRDef(const MCInstrDesc & MCID) HasImplicitCPSRDef() argument 813 const MCInstrDesc &MCID = MI->getDesc(); ReduceTo2Addr() local 873 const MCInstrDesc &MCID = MI->getDesc(); ReduceToNarrow() local [all...] |
/llvm-project/llvm/lib/Target/VE/ |
H A D | LVLGen.cpp | 41 const MCInstrDesc &MCID = TII->get(Opcode); getVLIndex() local
|
H A D | VERegisterInfo.cpp | 146 build(const MCInstrDesc & MCID,Register DestReg) build() argument 152 build(const MCInstrDesc & MCID) build() argument
|
/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVFoldMasks.cpp |
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ConditionalCompares.cpp | 630 const MCInstrDesc &MCID = TII->get(Opc); in convert() local 687 const MCInstrDesc &MCID = TII->get(Opc); in convert() local
|
/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
H A D | HexagonMCCodeEmitter.cpp | 463 const MCInstrDesc &MCID = HexagonMCInstrInfo::getDesc(MCII, MI); getFixupNoBits() local 616 const MCInstrDesc &MCID = HexagonMCInstrInfo::getDesc(MCII, MI); getExprOpValue() local
|
/llvm-project/llvm/tools/llvm-exegesis/lib/ |
H A D | SnippetRepetitor.cpp | 66 const MCInstrDesc &MCID = Filler.MCII->get(Opcode); in Repeat() local
|
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | ScheduleDAGFast.cpp | 250 const MCInstrDesc &MCID = TII->get(N->getMachineOpcode()); in CopyAndMoveSuccessors() local 424 const MCInstrDesc &MCID = TII->get(N->getMachineOpcode()); in getPhysicalRegisterVT() local 524 const MCInstrDesc &MCID = TII->get(Node->getMachineOpcode()); in DelayForLiveRegsBottomUp() local [all...] |
/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXReplaceImageHandles.cpp | 1743 const MCInstrDesc &MCID = MI.getDesc(); processInstr() local
|
/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsInstrInfo.cpp | 123 const MCInstrDesc &MCID = get(Opc); BuildCondBr() local 777 const MCInstrDesc &MCID = MI.getDesc(); findCommutedOpIndices() local
|