Home
last modified time | relevance | path

Searched defs:LogicOp (Results 1 – 8 of 8) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.cpp924 struct LogicOp { global() struct
926 LogicOp__anon6433e3210311::LogicOp LogicOp() argument
929 operator bool__anon6433e3210311::LogicOp operator bool() argument
931 RegSize__anon6433e3210311::LogicOp global() argument
932 ImmLSB__anon6433e3210311::LogicOp global() argument
933 ImmSize__anon6433e3210311::LogicOp global() argument
[all...]
/freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h4199 isDesirableToCombineLogicOpOfSETCC(const SDNode * LogicOp,const SDNode * SETCC0,const SDNode * SETCC1) isDesirableToCombineLogicOpOfSETCC() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp3091 computeLogicOpInGPR(SDValue LogicOp) computeLogicOpInGPR() argument
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/
H A DCodeGenPrepare.cpp8639 Instruction *LogicOp; splitBranchCondition() local
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp6147 foldAndOrOfSETCC(SDNode * LogicOp,SelectionDAG & DAG) foldAndOrOfSETCC() argument
6866 foldLogicOfShifts(SDNode * N,SDValue LogicOp,SDValue ShiftOp,SelectionDAG & DAG) foldLogicOfShifts() argument
9606 SDValue LogicOp = Shift->getOperand(0); combineShiftOfShiftedLogic() local
[all...]
H A DTargetLowering.cpp4466 unsigned LogicOp = Cond == ISD::SETEQ ? ISD::OR : ISD::AND; SimplifySetCC() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp21700 unsigned LogicOp = IsFABS ? X86ISD::FAND : LowerFABSorFNEG() local
22299 ISD::NodeType LogicOp = CmpNull ? ISD::OR : ISD::AND; MatchVectorAllEqualTest() local
56419 isDesirableToCombineLogicOpOfSETCC(const SDNode * LogicOp,const SDNode * SETCC0,const SDNode * SETCC1) const isDesirableToCombineLogicOpOfSETCC() argument
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp9354 unsigned LogicOp = (Cond == ISD::SETEQ) ? ISD::AND : ISD::OR; performOrXorChainCombine() local
[all...]