| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRRegisterInfo.cpp | 305 void AVRRegisterInfo::splitReg(Register Reg, Register &LoReg, in splitReg()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonCopyToCombine.cpp | 756 Register LoReg = LoOperand.getReg(); emitCombineIR() local
855 Register LoReg = LoOperand.getReg(); emitCombineRR() local
[all...] |
| H A D | HexagonFrameLowering.cpp | 1130 Register LoReg = HRI.getSubReg(Reg, Hexagon::isub_lo); insertCFIInstructionsAt() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcAsmPrinter.cpp | 445 Register HiReg, LoReg; PrintAsmOperand() local
|
| H A D | SparcISelLowering.cpp | 1323 Register LoReg = VA.getLocReg() + 1; LowerCall_64() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEInstrInfo.cpp | 798 unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg(); in expandBuildPairF64() local
|
| H A D | MipsSEFrameLowering.cpp | 308 Register LoReg = I->getOperand(1).getReg(); in expandBuildPairF64() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMExpandPseudoInsts.cpp | 2048 for (int LoReg = ARM::R7, HiReg = ARM::R11; LoReg >= ARM::R4; --LoReg) { CMSEPushCalleeSaves() local
2068 int LoReg = JumpReg == ARM::R4 ? ARM::R5 : ARM::R4; CMSEPushCalleeSaves() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 2287 Register LoReg = MRI->createVirtualRegister(DstRC); selectG_TRUNC() local
2636 Register LoReg = MRI->createVirtualRegister(RC); selectG_CONSTANT() local
2691 Register LoReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); selectG_FNEG() local
2729 Register LoReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); selectG_FABS() local
3013 Register LoReg = MRI->createVirtualRegister(&RegRC); selectG_PTRMASK() local
[all...] |
| H A D | SILoadStoreOptimizer.cpp | 187 Register LoReg; member
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 5407 unsigned LoReg, ROpc, MOpc; Select() local
5486 unsigned LoReg, HiReg; Select() local
5630 unsigned LoReg, HiReg, ClrReg; Select() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 16577 Register LoReg = MI.getOperand(0).getReg(); emitReadCycleWidePseudo() local
16616 Register LoReg = MI.getOperand(0).getReg(); emitSplitF64Pseudo() local
16656 Register LoReg = MI.getOperand(1).getReg(); emitBuildPairF64Pseudo() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 12825 Register LoReg = MI.getOperand(0).getReg(); EmitInstrWithCustomInserter() local
|