Home
last modified time | relevance | path

Searched defs:LHS0 (Results 1 – 8 of 8) sorted by relevance

/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineAndOrXor.cpp1314 Value *LHS0 = LHS->getOperand(0), *LHS1 = LHS->getOperand(1); matchIsFiniteTest() local
1332 Value *LHS0 = LHS->getOperand(0), *LHS1 = LHS->getOperand(1); foldLogicOfFCmps() local
3187 Value *LHS0 = LHS->getOperand(0); foldAndOrOfICmpEqConstantAndICmp() local
3241 Value *LHS0 = LHS->getOperand(0), *RHS0 = RHS->getOperand(0); foldAndOrOfICmps() local
4054 Value *LHS0 = LHS->getOperand(0), *LHS1 = LHS->getOperand(1); foldXorOfICmps() local
[all...]
/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp827 SDValue LHS0 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i16, LHS_0, getAVRCmp() local
/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp1057 auto *LHS0 = dyn_cast<LoadSDNode>(LHS.getOperand(0)); isDesirableToCommuteWithShift() local
/llvm-project/llvm/lib/Analysis/
H A DInstructionSimplify.cpp1866 Value *LHS0 = LHS->getOperand(0), *LHS1 = LHS->getOperand(1); simplifyAndOrOfFCmps() local
/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp7117 Register LHS0 = Cmp1->getLHSReg(); tryFoldLogicOfFCmps() local
/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp15754 SDValue LHS0 = LHS.getOperand(0); combine_CC() local
/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp6182 SDValue LHS0 = LHS->getOperand(0); foldAndOrOfSETCC() local
[all...]
/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp48487 SDValue LHS0 = LHS.getOperand(0); combineVectorHADDSUB() local
[all...]