| /netbsd-src/external/apache2/llvm/dist/clang/lib/StaticAnalyzer/Checkers/ |
| H A D | ObjCSuperDeallocChecker.cpp | 130 void ObjCSuperDeallocChecker::checkLocation(SVal L, bool IsLoad, const Stmt *S, in checkLocation()
|
| H A D | CheckerDocumentation.cpp | 154 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation()
|
| H A D | NullabilityChecker.cpp | 526 void NullabilityChecker::checkLocation(SVal Location, bool IsLoad, in checkLocation()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 424 bool IsLoad = Ldst->mayLoad(); in canSinkLoadStoreTo() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXSwapRemoval.cpp | 74 unsigned int IsLoad : 1; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/ |
| H A D | X86FoldTablesEmitter.cpp | 103 bool IsLoad = false; member in __anonf4dbc8260111::X86FoldTablesEmitter::X86FoldTableEntry
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/ |
| H A D | Loads.cpp | 435 AAResults *AA, bool *IsLoad, in FindAvailableLoadedValue()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMLoadStoreOptimizer.cpp | 498 bool IsLoad = in UpdateBaseRegUses() local
838 bool IsLoad = isi32Load(Opcode); in CreateLoadStoreDouble() local
861 bool IsLoad = isLoadSingle(Opcode); in MergeOpsUpdate() local
|
| H A D | ARMExpandPseudoInsts.cpp | 157 bool IsLoad; member
|
| H A D | ARMISelDAGToDAG.cpp | 2369 void ARMDAGToDAGISel::SelectVLDSTLane(SDNode *N, bool IsLoad, bool isUpdating, in SelectVLDSTLane()
|
| /netbsd-src/external/apache2/llvm/dist/clang/include/clang/StaticAnalyzer/Core/ |
| H A D | Checker.h | 555 bool IsLoad; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64Disassembler.cpp | 1320 bool IsLoad = fieldFromInstruction(insn, 22, 1); in DecodeSignedLdStInstruction() local
1421 bool IsLoad = fieldFromInstruction(insn, 22, 1); in DecodePairLdStInstruction() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86ShuffleDecode.cpp | 389 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad, in DecodeScalarMoveMask()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.cpp | 3318 bool IsLoad = Opcode == Instruction::Load; in getMemoryOpCost() local
3440 bool IsLoad = (Instruction::Load == Opcode); in getMaskedMemoryOpCost() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | InlineSpiller.cpp | 753 bool IsLoad = InstrReg; in coalesceStackAccess() local
|
| H A D | MachineScheduler.cpp | 1537 bool IsLoad; member in __anona02504930311::BaseMemOpClusterMutation
1541 const TargetRegisterInfo *tri, bool IsLoad) in BaseMemOpClusterMutation()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonExpandCondsets.cpp | 823 bool IsLoad = TheI.mayLoad(), IsStore = TheI.mayStore(); in canMoveMemTo() local
|
| H A D | HexagonConstExtenders.cpp | 1145 bool IsLoad = MI.mayLoad(); in recordExtender() local
|
| H A D | HexagonVectorCombine.cpp | 178 bool IsLoad; // Is this a load group? member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 237 bool IsLoad) { in maxSizeForAddrSpace()
267 const bool IsLoad = Opcode != AMDGPU::G_STORE; in isLoadStoreSizeLegal() local
1034 bool IsLoad) -> bool { in AMDGPULegalizerInfo()
|
| H A D | SIRegisterInfo.cpp | 1272 int Offset, bool IsLoad, in buildVGPRSpillLoadStore()
|
| /netbsd-src/external/apache2/llvm/dist/clang/lib/StaticAnalyzer/Core/ |
| H A D | CheckerManager.cpp | 318 bool IsLoad; member
|
| /netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/ |
| H A D | CGAtomic.cpp | 1292 bool IsLoad = E->getOp() == AtomicExpr::AO__c11_atomic_load || in EmitAtomicExpr() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 3678 const MCSubtargetInfo *STI, bool IsLoad) { in expandMem16Inst()
3805 const MCSubtargetInfo *STI, bool IsLoad) { in expandMem9Inst()
5276 bool IsLoad) { in expandLoadStoreDMacro()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 15036 bool &IsLoad, bool &IsMasked, SDValue &Ptr, in getCombineLoadStoreParts()
15087 bool IsLoad = true; in CombineToPreIndexedLoadStore() local
15325 bool IsLoad = true; in shouldCombineToPostInc() local
15348 static SDNode *getPostIndexedLoadStoreOp(SDNode *N, bool &IsLoad, in getPostIndexedLoadStoreOp()
15392 bool IsLoad = true; in CombineToPostIndexedLoadStore() local
22862 const bool IsLoad = isa<LoadSDNode>(N) && cast<LoadSDNode>(N)->isSimple(); in GatherAllAliases() local
|