| /netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/X86/ |
| H A D | Target.cpp | 271 for (const unsigned IndexReg : PossibleIndexRegs.set_bits()) { in generateLEATemplatesCommon() local
335 BitVector &CandidateDestRegs) { in generateCodeTemplates()
395 BitVector &CandidateDestRegs) { in generateCodeTemplates()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86AsmPrinter.cpp | 289 const MachineOperand &IndexReg = MI->getOperand(OpNo + X86::AddrIndexReg); in PrintLeaMemReference() local
355 const MachineOperand &IndexReg = MI->getOperand(OpNo + X86::AddrIndexReg); in PrintIntelMemReference() local
|
| H A D | X86FixupLEAs.cpp | 385 Register IndexReg = Index.getReg(); in optTwoAddrLEA() local
570 Register IndexReg = Index.getReg(); in processInstrForSlow3OpLEA() local
|
| H A D | X86InsertPrefetch.cpp | 83 Register IndexReg = MI.getOperand(Op + X86::AddrIndexReg).getReg(); in IsMemOpCompatibleWithPrefetch() local
|
| H A D | X86InstrBuilder.h | 54 unsigned IndexReg; member
|
| H A D | X86SpeculativeLoadHardening.cpp | 1344 unsigned BaseReg = 0, IndexReg = 0; in tracePredStateThroughBlocksAndHarden() local
|
| H A D | X86FastISel.cpp | 905 unsigned IndexReg = AM.IndexReg; in X86SelectAddress() local
3939 Register IndexReg = constrainOperandRegClass(Result->getDesc(), in tryToFoldLoadIntoMI() local
|
| H A D | X86MCInstLower.cpp | 1112 unsigned Opc, BaseReg, ScaleVal, IndexReg, Displacement, SegmentReg; in emitNop() local
|
| H A D | X86ISelDAGToDAG.cpp | 69 SDValue IndexReg; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCCodeEmitter.cpp | 167 unsigned IndexReg = Index.getReg(); in is16BitMemOperand() local
184 const MCOperand &IndexReg = MI.getOperand(Op + X86::AddrIndexReg); in is32BitMemOperand() local
206 const MCOperand &IndexReg = MI.getOperand(Op + X86::AddrIndexReg); in is64BitMemOperand() local
388 const MCOperand &IndexReg = MI.getOperand(Op + X86::AddrIndexReg); in emitMemModRMByte() local
|
| H A D | X86IntelInstPrinter.cpp | 357 const MCOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg); in printMemReference() local
|
| H A D | X86ATTInstPrinter.cpp | 399 const MCOperand &IndexReg = MI->getOperand(Op + X86::AddrIndexReg); in printMemReference() local
|
| H A D | X86MCTargetDesc.cpp | 544 const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg); in evaluateMemoryOperandAddress() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmParser.cpp | 426 unsigned BaseReg, IndexReg, TmpReg, Scale; member in __anon301d74170111::X86AsmParser::IntelExprStateMachine
1274 static bool CheckBaseRegAndIndexRegAndScale(unsigned BaseReg, unsigned IndexReg, in CheckBaseRegAndIndexRegAndScale()
1727 unsigned SegReg, const MCExpr *Disp, unsigned BaseReg, unsigned IndexReg, in CreateMemForMSInlineAsm()
2553 unsigned IndexReg = SM.getIndexReg(); in ParseIntelOperand() local
2906 unsigned BaseReg = 0, IndexReg = 0, Scale = 1; in ParseMemOperand() local
|
| H A D | X86Operand.h | 62 unsigned IndexReg; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 421 unsigned &IndexReg) { in PPCSimplifyAddress()
506 unsigned IndexReg = 0; in PPCEmitLoad() local
655 unsigned IndexReg = 0; in PPCEmitStore() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/AsmParser/ |
| H A D | VEAsmParser.cpp | 182 unsigned IndexReg; member
1213 unsigned IndexReg = 0; in parseMEMOperand() local
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kISelDAGToDAG.cpp | 69 SDValue IndexReg; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/MCParser/ |
| H A D | MCTargetAsmParser.h | 67 StringRef IndexReg; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 229 Register IndexReg) { in buildBrJT()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 871 bool IndexReg; member
7267 Register IndexReg = MI.getOperand(3).getReg(); in emitCondStore() local
|