| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 231 int64_t Incr; in tryToCombine() local
353 MachineOperand &Incr, unsigned BaseReg) { in canFixPastUses() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsExpandPseudo.cpp | 412 Register Incr = I->getOperand(2).getReg(); expandAtomicBinOpSubword() local
634 Register Incr = I->getOperand(2).getReg(); expandAtomicBinOp() local
[all...] |
| H A D | MipsISelLowering.cpp | 1563 Register Incr = MI.getOperand(2).getReg(); emitAtomicBinary() local
1674 Register Incr = MI.getOperand(2).getReg(); emitAtomicBinaryPartword() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVLIWPacketizer.cpp | 536 int Incr; updateOffset() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | IndVarSimplify.cpp | 215 auto *Incr = dyn_cast<BinaryOperator>(PN->getIncomingValue(BackEdge)); handleFloatingPointIV() local
[all...] |
| H A D | LoopStrengthReduce.cpp | 2198 BinaryOperator *Incr = OptimizeShadowIV() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 370 int I = 0, End = NF, Incr = 1; copyPhysRegVector() local
|
| H A D | RISCVISelLowering.cpp | 19420 emitMaskedAtomicRMWIntrinsic(IRBuilderBase & Builder,AtomicRMWInst * AI,Value * AlignedAddr,Value * Incr,Value * Mask,Value * ShiftAmt,AtomicOrdering Ord) const emitMaskedAtomicRMWIntrinsic() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 4547 emitMaskedAtomicRMWIntrinsic(IRBuilderBase & Builder,AtomicRMWInst * AI,Value * AlignedAddr,Value * Incr,Value * Mask,Value * ShiftAmt,AtomicOrdering Ord) const emitMaskedAtomicRMWIntrinsic() argument
|
| /freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 2106 emitMaskedAtomicRMWIntrinsic(IRBuilderBase & Builder,AtomicRMWInst * AI,Value * AlignedAddr,Value * Incr,Value * Mask,Value * ShiftAmt,AtomicOrdering Ord) emitMaskedAtomicRMWIntrinsic() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 4352 int SubReg = 0, End = NumRegs, Incr = 1; copyPhysRegTuple() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Frontend/OpenMP/ |
| H A D | OMPIRBuilder.cpp | 2384 Value *Incr = Step; createCanonicalLoop() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 18600 emitMaskedAtomicRMWIntrinsic(IRBuilderBase & Builder,AtomicRMWInst * AI,Value * AlignedAddr,Value * Incr,Value * Mask,Value * ShiftAmt,AtomicOrdering Ord) const emitMaskedAtomicRMWIntrinsic() argument
|