Home
last modified time | relevance | path

Searched defs:InReg (Results 1 – 14 of 14) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCTLSDynamicCall.cpp85 Register InReg = PPC::NoRegister; processBlock() local
/freebsd-src/contrib/llvm-project/clang/lib/CodeGen/Targets/
H A DLanai.cpp126 bool InReg = shouldUseInReg(Ty, State); in classifyArgumentType() local
H A DSparc.cpp133 bool InReg; member
H A DX86.cpp675 shouldAggregateUseDirect(QualType Ty,CCState & State,bool & InReg,bool & NeedsPadding) const shouldAggregateUseDirect() argument
811 bool InReg; classifyArgumentType() local
886 bool InReg = shouldPrimitiveUseInReg(Ty, State); classifyArgumentType() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64Arm64ECCallLowering.cpp368 auto InReg = Attrs.getParamAttr(0, Attribute::InReg); buildExitThunk() local
[all...]
/freebsd-src/contrib/llvm-project/clang/include/clang/CodeGen/
H A DCGFunctionInfo.h116 bool InReg : 1; // isDirect() || isExtend() || isIndirect() variable
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DStatepointLowering.cpp1238 Register InReg = Record.payload.Reg; visitGCRelocate() local
H A DSelectionDAGBuilder.cpp1703 Register InReg = It->second; getCopyFromRegs() local
1906 Register InReg = FuncInfo.InitializeRegForValue(Inst); getValueImpl() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInsertVSETVLI.cpp1257 Register InReg = PHI->getOperand(PHIOp).getReg(); needVSETVLIPHI() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUCallLowering.cpp633 const bool InReg = Arg.hasAttribute(Attribute::InReg); in lowerFormalArguments() local
H A DAMDGPUMachineCFGStructurizer.cpp2682 unsigned InReg = LRegion->getBBSelectRegIn(); structurizeComplexRegion() local
H A DAMDGPUInstructionSelector.cpp2394 bool InReg = I.getOpcode() == AMDGPU::G_SEXT_INREG; selectG_SZA_EXT() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp456 Register InReg = MI.getOperand(1).getReg(); LowerFPToInt() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp834 bool InReg = VA.isRegLoc() && LowerFormalArguments() local